Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Resource Usage Modelling for Software Pipelining

  • Conference paper
High Performance Computing – HiPC’99 (HiPC 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1745))

Included in the following conference series:

Abstract

In this paper we propose two optimization techniques for resource modelling in software pipelining. The first technique is the extension of our grouping technique to reduce the space overhead in automaton based software pipelining methods. This technique exploits the symmetry in the states of the automaton to produce the Group Automaton (GA) with reduced number of states. Our second technique is the Conjugate Offset method which eliminates the “symmetric” offset sets from the set of offset sets produced by the Reduce MS-State Diagram approach. Our experimental results reveal that the proposed optimizations result in significant reduction in the space requirements.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Bala, V., Rubin, N.: Efficient instruction scheduling using finite state automata. In: Proceedings of the 28th Annual International Symposium on Microarchitecture, Ann Arbor, MI, pp. 46–56 (November 1995)

    Google Scholar 

  2. Dehnert, J.C., Towle, R.A.: Compiling for Cydra 5. Jl. of Supercomputing 7, 181–227 (1993)

    Article  Google Scholar 

  3. Fisher, J.A.: Trace scheduling: A technique for global microcode compaction. IEEE Trans. on Computers 7(30), 478–490 (1981)

    Article  Google Scholar 

  4. Gibbons, P.B., Muchnick, S.S.: Efficient instruction scheduling for a pipelined architecture. In: Proc. of the SIGPLAN 1986 Symp. on Compiler Construction, Palo Alto, CA, June 25–27, pp. 11–16 (1986)

    Google Scholar 

  5. Govindarajan, R., Altman, E.R., Gao, G.R.: Co-scheduling hardware and software pipelines. In: Proc. of the Second Intl. Symp. on High-Performance Computer Architecture, San Jose, CA, February 3–7, pp. 52–61 (1996)

    Google Scholar 

  6. Govindarajan, R., Narasimha Rao, N.S.S., Altman, E.R., Gao, G.R.: Software pipelining using reduced ms-state diagram. In: Proc. of the Merged 12th Intl. Parallel Processing Symposium and 9th Intl. Symposium on Parallel and Distributed Processing, Orlando, FL (March 1998)

    Google Scholar 

  7. Lam, M.: Software pipelining: An effective scheduling technique for VLIW machines. In: Proc. of the SIGPLAN 1988 Conf. on Programming Language Design and Implementation, Atlanta, Georgia, June 22-24, pp. 318–328 (1988)

    Google Scholar 

  8. Muller, T.: Employing finite automata for resource scheduling. In: Proc. of the 26th Intl. Symposium on Microarchitecture (December 1993)

    Google Scholar 

  9. Proebsting, T.A., Fraser, C.W.: Detecting pipeline structural hazards quickly. In: Conf. Record of the 21st ACMSIGPLAN-SIGACT Symp. on Principles of Programming Languages, Portland, OR, January 17-21, pp. 280–286 (1994)

    Google Scholar 

  10. Janaki Ramanan, V.: Efficient resource usage modelling, MSc(Engg) thesis, Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore, India (1999)

    Google Scholar 

  11. Janaki Ramanan, V., Govindarajan, R.: Resource usage models for instruction scheduling: Two new models and a classification. In: Proceedings of the 1999 ACM SIGARCH International Conference on Supercomputing, ICS 1999 (June 1999)

    Google Scholar 

  12. Rau, B.R.: Iterative modulo scheduling: An algorithm for software pipelining loops. In: Proc. of the 27th Ann. Intl. Symp. on Microarchitecture, San Jose, CA, pp. 63–74 (November 1994)

    Google Scholar 

  13. Rau, B.R., Glaeser, C.D.: Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In: Proc. of the 14th Ann. Microprogramming Workshop, Chatham, MA, October 12-15, pp. 183–198 (1981)

    Google Scholar 

  14. Zhang, C., Govindarajan, R., Ryan, S., Gao, G.R.: Efficient state-diagram construction methods for software pipelining. In: Proc. of Compiler Construction Conference (March 1999)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ramanan, V.J., Govindarajan, R. (1999). Resource Usage Modelling for Software Pipelining. In: Banerjee, P., Prasanna, V.K., Sinha, B.P. (eds) High Performance Computing – HiPC’99. HiPC 1999. Lecture Notes in Computer Science, vol 1745. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-46642-0_16

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-46642-0_16

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66907-4

  • Online ISBN: 978-3-540-46642-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics