Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5992))

Included in the following conference series:

Abstract

This paper presents the design and FPGA-implementation of a sampler that is suited for sampling real-time events in embedded systems. Such sampling is useful, for example, to test whether real-time events are handled in time on such systems. By designing and implementing the sampler as a logic analyzer on an FPGA, several design parameters can be explored and easily modified to match the behavior of different kinds of embedded systems. Moreover, the trade-off between price and performance becomes easy, as it mainly exists of choosing the appropriate type and speed grade of an FPGA family.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Sha, L., Abdelzaher, T., Årzén, K.E., Cervin, A., Baker, T., Burns, A., Buttazzo, G., Caccamo, M., Lehoczky, J., Mok, A.K.: Real time scheduling theory: A historical perspective. Real-Time Syst. 28(2-3), 101–155 (2004)

    Article  MATH  Google Scholar 

  2. Buttazzo, G.: Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications, 2nd edn. Real-Time Systems Series. Springer, Heidelberg (2005)

    Book  Google Scholar 

  3. Choudhuri, S., Givargis, T.: FlashBox: a system for logging non-deterministic events in deployed embedded systems. In: SAC 2009: Proceedings of the 2009 ACM symposium on Applied Computing, pp. 1676–1682 (2009)

    Google Scholar 

  4. Chen, X., Zhang, D., Yang, H.: Design and implementation of a single-chip ARM-based USB interface JTAG emulator. In: IEEE International Symposium on Embedded Computing, pp. 272–275 (2008)

    Google Scholar 

  5. Active Technologies: AT-LA500 USB logic analyzer (2008), http://www.activetechnologies.it/02products/Atla/00Overview/text.htm

  6. CWAV Corporation: USBee DX Test Pod Users Manual. 3.1 edn. (2008), http://www.usbee.com/dxmanual.pdf

  7. Intronix Test Instruments Corporation: Intronix LA1034 LogicPort PC-based logic analyzer with USB interface (2008), http://www.pctestinstruments.com

  8. Janatek Electronic Designs: Annie-USB PC-Based Logic Analyzer: User’s Manual, 2nd edn. (2008), http://www.janatek.co.za/annie-usb_main.htm

  9. Janatek Electronic Designs: LA-Gold-36 PC-based logic analyzer (2008), http://www.janatek.co.za/la-gold-36_main.htm

  10. Link Instruments Corporation: IO-3200 USB logic analyzer and pattern generator for windows (2008), http://www.linkinstruments.com/logana32.htm

  11. Penneman, N.: A renewed sampler system for evaluating and benchmarking (RT)OS. Master’s thesis, Vrije Universiteit Brussel (2009)

    Google Scholar 

  12. Sutton, P., Brennan, J., Partis, A., Peddersen, J.: VHDL IP stack (2001), http://www.itee.uq.edu.au/~peters/xsvboard/stack/stack.htm

  13. ADESCOM: Wire-Speed Internet: IP Core for VoIP and IPTV Internet (2009), http://www.adescom.com/ipac1.htm

  14. Altera Corporation: Quartus II Handbook. 9.0.0 edn. (2009), http://www.altera.com/literature/hb/qts/quartusii_handbook.pdf

  15. Altera Corporation: Triple Speed Ethernet MegaCore Function User Guide. 9.0 edn. (2009), http://www.altera.com/literature/ug/ug_ethernet.pdf

  16. Altera Corporation: Nios II Processor Reference Handbook. 9.0.0 edn. (2009), http://www.altera.com/literature/hb/nios2/n2cpu_nii5v1.pdf

  17. Altera Corporation: Using high-performance DDR, DDR2, and DDR3 SDRAM with SOPC Builder. Application Note 517, Altera Corporation (2008), http://www.altera.com/literature/an/an517.pdf

  18. Labrosse, J.J.: MicroC/OS-II: The Real Time Kernel, 2nd edn. CMP Media, Inc., USA (2002)

    Google Scholar 

  19. Arcturus Networks Incorporated: uClinuxTM– embedded Linux microcontroller project, http://www.uclinux.org

  20. eCos: embedded configurable operating system, http://ecos.sourceware.org

  21. Nios Community Forum: http://www.niosforum.com

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Penneman, N., Perneel, L., Timmerman, M., De Sutter, B. (2010). An FPGA-Based Real-Time Event Sampler. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_35

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-12133-3_35

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-12132-6

  • Online ISBN: 978-3-642-12133-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics