Abstract
A novel digital frequency synthesizer (DDS) is introduced using CORDIC algorithm module instead of ROM look-up table module in the paper. Application of CORDIC algorithm module can greatly reduce the amount of storage and cancel the amount of storage to improve data accuracy and improve the DDS frequency resolution limits. An increasing zero-iteration of the CORDIC algorithm module is applied on a novel type DDS through the Altera FPGA chip using VerilogHDL programming. The simulation and verification results show the feasibility of this approach. This new method has simple circuit structure and high frequency resolution, suitable for VLSI inheritance compare with the old type DDS.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Tierney, J., Rader, C.M., Gold, B.: A digital frequency synthesizer. IEEE Trans. Audio Electronic, 12-120 (1971), AU-19:48-57
Hu, Y.H.: CORDIC-based VLSI architectures for digital signal processing. IEEE Signal Process. Mag. 9(3), 16–35 (1992), doi:10.1109/79.143467
Ray, K.C., Dhar, A.S.: CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis. IEEE Proceedings of Circuits, Devices and Systems 153(6), 539–544 (2006)
Volder, J.E.: The CORDIC trigonometric computing technique. Electronic Computers, IRE Trans. Electron Comput. EC-8(3), 330–334 (1959)
Banerjee, A., Dhar, A.S., Banerjee, S.: FPGA realization of a CORDIC based FFT processor for biomedical signal processing. Elsevier Journal of Microprocessors and Microsystems 25(3), 131–142 (2001)
Kang, C.Y., Swartzlander, E.E.: Digit-pipelined direct digital frequency synthesis based on differential CORDIC. IEEE Trans. on Circuits Syst. 53(5), 1035–1044 (2006)
Hu, Y.H., Naganathan, S.: An Angle Recoding Method for CORDIC Algorithm Implementation. IEEE Transactions on Computers 42, 99–102 (1993)
Lakshmi, B., Dhar, A.S.: High speed architectural implementation of CORDIC algorithm. In: Proc. of IEEE Region 10 Conference TENCON 2008, Hyderabad, India, pp. 1–5 (November2008)
Kebati, H.S., Blonde, J.P., Braun, F.: A new semi-flat architecture for high speed and reduced area CORDIC chip. Elsevier Microelectronics Journal 37(2), 181–187 (2006)
Wu, A.Y., Wu, C.-S.: A Unified View for Vector Rotational CORDIC algorithms and Architecture Based on Angle Quantization Approach. IEEE Transactions and Systems - I, Circuits and Systems I: Fundamental Theory and Applications 49(10), 1442–1455 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Huang, J.M., Chen, Z., Guo, H., Han, K. (2011). FPGA Implementation of a Novel Type DDS Based on CORDIC Algorithm. In: Jin, D., Lin, S. (eds) Advances in Computer Science, Intelligent System and Environment. Advances in Intelligent and Soft Computing, vol 105. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23756-0_30
Download citation
DOI: https://doi.org/10.1007/978-3-642-23756-0_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23755-3
Online ISBN: 978-3-642-23756-0
eBook Packages: EngineeringEngineering (R0)