Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Development and Synthesis of Adaptive Multi-grained Reconfigurable Hardware Architecture for Dynamic Function Patterns

  • Chapter
  • First Online:
Dynamically Reconfigurable Systems

Abstract

Since the 1980s many reconfigurable architectures have been developed and explored by the industrial and scientific community. However as long as Moore’s Law has its validity each technology step forces the developers to rethink their approaches and even more to develop new ideas to be able to keep up with current technological challenges. The main goal of this project was the exploration of existing architectures and development of new ideas and concepts to increase the functional density and flexibility resulting in the new approach, the HoneyComb architecture.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Activehdl, aldec, inc., http://www.aldec.com/

  2. Altera corp., http://www.altera.com/

  3. Becker, J., Vorbach, M.: Coarse-grain reconfigurable xpp devices for adaptive high-end mobile video-processing. In: SOC Conference, 2004. Proceedings. IEEE International, pp. 165–166 (2004). doi:10.1109/SOCC.2004.1362392

  4. Becker, J., Pionteck, T., Glesner, M.: An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing. In: Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on, pp. 341–346 (2000). doi:10.1109/SBCCI.2000.876052

  5. Europractice ic service, http://www.europractice-ic.com/

  6. Hennessy, J.L., Patterson, D.A.: Computer architecture. A quantitative approach. 4th edn. Morgan Kaufmann, San Mateo (2006)

    Google Scholar 

  7. Kress, R.: A fast reconfigurable alu for xputers. Ph. D. dissertation. Kaiserslautern University, (1996)

    Google Scholar 

  8. Modelsim, mentor graphics corp., http://www.mentor.com/

  9. Moore, G.E.: Cramming more components onto integrated circuits, reprinted from electronics, vol. 38, nr. 8, April 19, 1965, pp. 114 ff. Solid-State Circuits Newsl., IEEE 20(3), 33–35 (2006). doi:10.1109/N-SSC.2006.4785860

  10. nvidia corp., http://www.nvidia.com/

  11. Oppold, T., Schweizer, J.F.O.S.E.W.R.: Crc—concepts and evaluation of processor-like reconfigurable architectures. In: It—Information Technology, doi:10.1524/itit, 49. 3. 157, vol. 49 (2007)

  12. Pham, D., Asano, S., Bolliger, M., Day, M., Hofstee, H., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The design and implementation of a first-generation cell processor. In: Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, vol. 1, pp. 184–1851 (2005). doi:10.1109/ISSCC.2005.1493930

  13. Synopsis, inc., http://www.synopsys.com/

  14. Thomas, A., Becker, J.: Aufbau- und strukturkonzepte einer adaptiven multigranularen rekonfigurierbaren hardwarearchitektur. In: 17th International Conference on Architecture of Computing Systems (ARCS 2004) (2001)

    Google Scholar 

  15. Thomas, A., Becker, J.: Multi-grained reconfigurable datapath structures for online-adaptive reconfigurable hardware architectures. In: VLSI, 2005. Proceedings. IEEE Computer Society Annual Symposium on, pp. 118–123 (2005). doi:10.1109/ISVLSI.2005.51

  16. Thomas, A., Becker, J.: New adaptive multi-grained hardware architecture for processing of dynamic function patterns (neue adaptive multi-granulare hardwarearchitektur). In: It—Information Technology, doi:10.1524/itit, 49. 3. 157, vol. 49 (2007)

  17. Tsmc ltd., http://www.tsmc.com/

  18. Xilinx inc., http://www.xilinx.com/

  19. Xpp-iii processor overview (white paper), pact xpp technologies, http://www.pactxpp.com/

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Alexander Thomas .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Thomas, A., Becker, J. (2010). Development and Synthesis of Adaptive Multi-grained Reconfigurable Hardware Architecture for Dynamic Function Patterns. In: Platzner, M., Teich, J., Wehn, N. (eds) Dynamically Reconfigurable Systems. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3485-4_1

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-3485-4_1

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-3484-7

  • Online ISBN: 978-90-481-3485-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics