Abstract
Interprocess communication is studied without assuming any lower-level communication primitives. Three classes of communication registers are considered, and several constructions are given for implementing one class of register with a weaker class. The formalism developed in Part I is used in proving the correctness of these constructions.
Similar content being viewed by others
References
Courtois PJ, Heymans F, Parnas DL (1971) Concurrent control with “readers” and “writers”. Commun ACM 14:190–199
Lamport L (1977) Concurrent reading and writing. Commun ACM 20:806–811
Lamport L (1986) On interprocess communication. Part I: Basic formalism. Distributed Computing 1:77–85
Lamport L (1985) Interprocess Communication. SRI Tech Rep
Misra J (1986) Axioms for memory access in asynchronous hardware systems. ACM Trans Program Lang Syst 8:142–153
Peterson GL (1983) Concurrent reading while writing. ACM Trans Program Lang Syst 5:46–55
Author information
Authors and Affiliations
Additional information
Much of this research was performed while the author was a member of the Computer Science Laboratory at SRI International, where it was sponsored by the Office of Naval Research Project under contract number N00014-84-C-0621 and the Rome Air Development Command Project under contract number F30602-85-C-0024
Rights and permissions
About this article
Cite this article
Lamport, L. On interprocess communication. Distrib Comput 1, 86–101 (1986). https://doi.org/10.1007/BF01786228
Issue Date:
DOI: https://doi.org/10.1007/BF01786228