Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Architectures de systèmes monopuces en radio fréquence: solutions pour une faible consommation

Radio-frequency SOC topologies: Some solutions for low consumption

  • Published:
Annales Des Télécommunications Aims and scope Submit manuscript

Résumé

Cet article propose une discussion autour de la conception de radio-fréquence à 2,45 GHz destinés à des applications à faible coût. À partir de considérations liées au coût, un ensemble important de contraintes sur la conception des parties numériques, analogiques et mixtes du système est discuté. Des choix technologiques et architecturaux sont proposés, avec analyse de leur adaptation à la norme 802.15.4. Ainsi, à partir d’une approche comparative, cet article insiste sur la pertinence d’une solution basée sur la conversion directe associée à une modulation par déplacement de fréquence. Les conséquences des protocoles de communication sur la conception sont aussi discutées. On montre aussi les inconvénients de nombreuses architectures connues dans le cadre de la mise en œuvre de systèmes radio fréquence à faible coût.

Abstract

This paper is a discussion on 2.45 GHzrf SoC for low cost applications. Starting from cost considerations, design of analogue, digital and mixed parts is discussed. In this context, some topologies and some technological choices are proposed. The possible use of the presented solutions in the 802.15.4 standard is also analysed. Thus, using a comparative analysis, this paper shows the interest of a Zero-if direct conversion associated withfsk modulation. The communication protocol impact on the design is also discussed. Many topology drawbacks are also highlighted for Low-costrf SoC.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Bibliographie

  1. Matsuzawa (A.), “rf-soc Expectations and Required Conditions”ieee Transaction on Microwave Theory and Techniques,50, no 11, pp. 245–253, January 2002.

    Article  Google Scholar 

  2. ieee Standard for Information technology, “ieee 802.15.1 Specific requirements Part 15.1: Wireless Medium Access Control (mac) and Physical Layer (phy) Specifications for Wireless Personal Area Networks (wpans(tm))”ieee Standard, June 2002.

  3. Callaway (E.),Gorday (P.),Hester (L.),Gutierrez (J.A.),Naeve (M.),Heile (B.),Bahl (V.), “Home networking withieee 802.15.4: a developing standard for low-rate wireless personal area networks”,ieee Communications Magazine,40, no 8, pp. 70–77, Aout. 2002.

    Article  Google Scholar 

  4. Callway (E.), “Overview of the 802.15.4phy Baseline”,ieee P802.15.4 Working Group for Wireless Personal Area Network, July 11, 2001.

  5. Peterson (R.L.),Ziemer (R.E.),Borth (D.E.), “Introduction to Spread Spectrum Communications”,Prentice Hall, 1995.

  6. Abidi (A.A.), “Direct Conversion Radio Tranceivers for Digital Communication”,ieee Journal on Solid-State Circuits,30, no 12, pp 1399–1410, Dec 1995.

    Article  Google Scholar 

  7. Rudell (J.C.),Jian-Jiunn (O.),Cho (T.B.),Chien (G.),Brianti (F.),Weldon (J.A.) andGray (P.R.), “A 1.9-GHz Wide-Bandeif Double Conversioncmos Receiver for Cordeless Telephone Applications,”ieee Journal of Solid State Circuit,32, no 12, pp. 2071–2088, December 1997.

    Article  Google Scholar 

  8. Steyaert (S.J.),Borremans (M.),Janssens (J.), “A Single-Chip 900 MHzcmos Transceiver Front-End dordcs-1800 Wireless Communications”Analog Integrated Circuit and Signal Processing Kluwer Academic Publishers, 24, pp. 83–99, 2000.

    Article  Google Scholar 

  9. Crols (J.),Steyaert (S.J.), “A Single-Chip 900 MHzcmos Receiver Front-End with a High Performance Low-if Topology”ieee Journal of Solid State Circuit,30, no 12, pp. 1483–1492, December 1995.

    Article  Google Scholar 

  10. Razavis (B.), “A 2.4-GHzcmos Receiver forieee 802.11 Wirelesslanieee Journal of Solid State Circuit,34, no 10, pp. 1382–1385, October 1999.

    Article  Google Scholar 

  11. Yee (D.),Doan (C.),Sobel (D.),Limketkai (B.), “A 2-GHz Low-Power Single-Chipcmos Receiver forwcdma Applications”,escarp 2000 Stockholm, Sweden, 2000.

  12. Proakis (J.G.), “Digital Communications”,Ed. Mac Graw Hill, 3rd Ed 1995.

  13. Boscagli (G.),Comparini (M.C.),Martone (M.), “Digital Receiver for on-boardfm/fsk-fm/bpsk demodulator”,5enasa Symposium onvlsi Design, New-Mexico University, pp. 3.4.1–3.4.13, 1993.

  14. Chien (C.),Jain (R.), “A Single-Chip 12.7 Mchips/s Digitalif bpsk Direct Sequence Spread Spectrum Transceiver in 1.2 mmcmos”,ieee Journal on Solid-State Circuits,29, No 12, Dec 1994, pp. 1614–1623.

    Article  Google Scholar 

  15. Pickholtz (R.L.),Schilling (D. L.),Milstein (L.B.), “Theory of spread-spectrum communications — A tutorial”,ieee Trans. Commun.>,com-30, pp. 855–884, May 1982.

    Article  Google Scholar 

  16. Hong (S.),Stark (W.), “Low powervlsi ds/fh hybridcdma spread spectrumif/baseband transceiver design”;48thieee Vehicular Technology Conference,2, pp. 1573–1577, May 1998.

    Google Scholar 

  17. Youngho (A.),Seunghyeon (N.),Wonyong (S.), “vlsi design of acordic-based derotator”, 1998.iscas ’98. Proceedings of the 1998ieee International Symposium on Circuits and Systems,2, pp. 449–452, 31 Mai–3 Juin 1998.

    Google Scholar 

  18. Vance (I.A.), “Decoding logicfor frequency shift keying receiver”us Patent 4322851, March 30, 1982.

  19. Meyr (H.),Subramanian (R.), “Advanced digital receiver principles and technologies forpcs”,ieee Communications Magazine,33, pp. 68–78, January 1995.

    Article  Google Scholar 

  20. Kwon (H.M.),Lee (K.B.), “A novel digitalfm receiver for mobile and personal communications”,ieee Transactions on Communications,44, no 11, pp. 1466–1476, Nov. 1996.

    Article  Google Scholar 

  21. Perrot (M.), “A 27 mWcmos Fractional-N Synthesizer using Digital Compensation for 2.5 Mbit/s”,ieee Journal on Solid-State Circuits,32, no 12, 1997.

  22. Sheaffer (D.K.),Lee (T.H.), “A 1.5 V, 1.5-GHzcmos Low Noise Amplifier”,ieee Journal of Solid -State Circuits, 1997, 32(5): p. 745–759.

    Article  Google Scholar 

  23. Kavehrad (M.),Mclane (P.J.), “Spread Spectrum for Indoor Digital Radio”,ieee Communications magazine,25, no 6, pp 32–40, Juin. 1987.

    Article  Google Scholar 

  24. Cook (C.),Marsh (H.), “An Introduction to Spread Spectrum”,ieee Communications Magazine, pp. 8–16, Mars 1983.

  25. Fiore (P.D.), “Parallel multiplication using fast sorting networks”,ieee Transactions on Computers,48, no 6, pp. 640–645, Juin 1999.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Bourdel, S., Pannier, P., Barthélémy, H. et al. Architectures de systèmes monopuces en radio fréquence: solutions pour une faible consommation. Ann. Télécommun. 59, 867–883 (2004). https://doi.org/10.1007/BF03180025

Download citation

  • Received:

  • Accepted:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF03180025

Mot clés

Key words