Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

Architecture de turbo-décodeur en blocs entièrement parallèle pour la transmission de données au-delà du Gbit/s

Above Gbit/s data transmission using full-parallel block turbo decoder architecture

  • Varia
  • Published:
Annales Des Télécommunications Aims and scope Submit manuscript

Résumé

Cet article présente une nouvelle architecture atteignant de très haut débit pour le turbodécodage de codes produits. Ce type d’architecture est capable de décoder des codes produits reposant sur des codes binaires de type BCH ou des codes m-aire de type Reed Solomon. Son principal atout est qu’elle permet l’élimination des plans mémoires associés aux matrices générées par un code produit entre les différentes demi-itérations pour le turbodécodage. En fait, la solution architecturale que nous détaillons dans ce papier offre de nouvelles opportunités pour l’application des turbocodes dans des systèmes nécessitant des débits supérieurs au Gbit/s comme les systèmes de transmission sur fibre optique

Abstract

This paper presents a new circuit architecture for turbo decoding, which achieves ultra high data rates when using product codes as error correcting codes. This architecture is able to decode product codes using binary BCH or m-ary Reed Solomon component codes. The major advantage of our full-parallel architecture is that it enables the memory block between each half-iteration to be removed. In fact, the proposed architecture opens the way to numerous applications such as optical transmission. In particular, our block turbo decoding architecture can support optical transmission at data rates above Gbit/s

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Bibliographie

  1. Berrou C., Glavieux A., Thitimajshima P., Near Shannon limit error correcting coding and decoding: Turbo Codes, ICC93 IEEE International Conference on Communication, 2/3, 1993.

    Google Scholar 

  2. Pyndiah R., Glavieux A., Picart A., Jacq S., Near optimum decoding of product codes, GLOBECOM94, 1994.

    Google Scholar 

  3. Gallager R. G., Low Density Parity Check Codes, IRE Trans. Inform. Theory, 1962.

    Google Scholar 

  4. Azadet K., Haratsch E. F., Kim H., Saibi F., Saunders J. H., Shaffer M., Song L., Yu M.-L., Equalization and FEC techniques for optical transceivers, Solid-State Circuits, IEEE Journal of, 37, issue 3, 2002.

    Google Scholar 

  5. UIT-T G.709, Interfaces pour le réseau de transport optique, Secteur de la normalisation des télécommunications, Union internationale des télécommunications, 2003.

    Google Scholar 

  6. Ait Sab O., Lemaire O. V., Block turbo code performances for long-haul DWDM optical transmission systems, Optical Fiber Communication Conference, vol. 3, 2000.

    Google Scholar 

  7. Mizuochi T., Recent Progress in Forward Error Correction for Optical Communication Systems, IEICE Transactions on Communications, E88-B, nb. 5, 2005.

    Google Scholar 

  8. Song L., Yu M.-L., Shaffer M. S., 10- and 40-Gb/s forward error correction devices for optical communications, Solid-State Circuits, IEEE Journal of, 37, issue 11, 2002.

    Google Scholar 

  9. Lee H., A high-speed low-complexity Reed-Solomon decoder for optical communications, Circuits and Systems II: Express Briefs, IEEE Transactions on, 52, Issue 8, 2005.

    Google Scholar 

  10. Cuevas J., Adde P., Kerouedan S., Pyndiah R., New architecture for high data rate turbo decoding of product codes, GLOBECOM 2002, 2, 2002.

    Google Scholar 

  11. Tagami H., Kobayashi T., Miyata Y, Ouchi K., Sawada K., Kubo K., Kuno K., Yoshida H., Shimizu K., Mizuochi H., Motoshima K., A 3-bit soft-decision IC for powerful forward error correction in 10-Gb/s optical communication systems, Solid-State Circuits, IEEE Journal of, 40, issue 8, 2005.

    Google Scholar 

  12. Piriou E., Jego C., Adde P., Le Bidan R., Jézéquel M., Efficient Architecture For Reed Solomon Block Turbo Code, ISCAS 2006, IEEE International Symposium on Circuits and Systems, 2006.

    Google Scholar 

  13. Jego C., Adde P., Leroux C., Pull-parallel architecture for turbo decoding of product codes, Electronics letters, vol. 42 nb.18, 2006.

    Google Scholar 

  14. Kerouedan S., Adde P., Pyndiah R., How we implemented Block Turbo Codes, annals of telecommunication, 56, N° 7-8, 2001.

    Google Scholar 

  15. Pyndiah R., Adde P., Zhou R., Block Turbo Codes: Ten years later, IEE Seminar on Sparse Graph Codes, 2004.

    Google Scholar 

  16. Adde P., Pyndiah R., Module, dispositif et procédé de décodage à haut débit, d’un code concaténé, brevet français n° 00/14521, brevet international PCT FR01/03509.

  17. Lawrie D. H., Access and alignment of data in an array processor, IEEE Trans. Comput., C-24, n° 10, 1975.

    Google Scholar 

  18. Cuevas J., Turbo-décodage de code produit haut débit, Thèse de Doctorat à l’Université de Bretagne Sud, 2004.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. GET/ENST Bretagne, CNRS TAMCIC UMR 2872, Technopôle Brest-Iroise, CS 83818, 29238, Brest cedex 3, France

    Christophe Jego, Patrick Adde & Camille Leroux

Authors
  1. Christophe Jego
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Patrick Adde
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Camille Leroux
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Christophe Jego.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jego, C., Adde, P. & Leroux, C. Architecture de turbo-décodeur en blocs entièrement parallèle pour la transmission de données au-delà du Gbit/s. Ann. Telecommun. 62, 214–239 (2007). https://doi.org/10.1007/BF03253257

Download citation

  • Received:

  • Accepted:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF03253257

Mots clés

Key words

Search

Navigation