Abstract
A hierarchy of FPGAs, DSPs, and a multiprocessing microprocessor provide a layered high performance computing module which will be used to enhance the performance of a low-earth orbit satellite, FedSat-1, which will be operational in 2001. The high performance computer will provide additional hardware redundancy, on-board data processing, data filtering and data compression for science data, as well as allowing experiments in dynamic reconfigurability of satellite computing hardware in space.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kingwell, J., Embleton, B.: Cooperative Research Centre for Satellite Systems, World Wide Web page at http://www.crcss.csiro.au/, (1998)
Jilla, C. D., Miller, D. W.: Satellite Design: Past, Present and Future, International Journal of Small Satellite Engineering, Vol. 1, No. 1, (1995) World Wide Web page at http://www.ee.surrey.ac.uk/EE/CSER/UOSAT/IJSSE/issue1/cjilla/cjilla.html
Wagner, D.J.: Spaceborne Processors: Past, Present and Future Satellite Onboard Computers, Proceedings of 49th International Astronautical Federation Congress, Melbourne (1998)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bergmann, N.W., Sutton, P.R. (1998). A high-performance computing module for a low earth orbit satellite using reconfigurable logic. In: Hartenstein, R.W., Keevallik, A. (eds) Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. FPL 1998. Lecture Notes in Computer Science, vol 1482. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0055272
Download citation
DOI: https://doi.org/10.1007/BFb0055272
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64948-9
Online ISBN: 978-3-540-68066-6
eBook Packages: Springer Book Archive