Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
SpringerLink
Log in

RF channelizer architectures using 3-way iterative down conversion for concurrent or fast-switching spectrum analysis

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A wide-band RF channelizer architecture using the concept of 3-way iterative down-conversion is introduced. An example RF channelizer implementation splits the input spectrum of 0.6–9 GHz into 7 channels each with a 1.2 GHz bandwidth. This RF channelizer implementation has the ability of concurrently down-converting 3 channels enabling multi-Gbps aggregate data reception. It further demonstrates the ability to rapidly switch from receiving one channel to another which is crucial for rapid spectrum analysis. A prototype of the RF channelizer has been fabricated in a 65 nm standard CMOS process. A 400 Mbps (BPSK) data reception has been demonstrated by down-converting two channels concurrently. Channel switching can be as fast as 8 ns and is always faster than \(1\,\upmu s\). The chip occupies an area of 2 mm \(\times\) 1 mm and consumes an average power of 435 mW while offering a dynamic range between 58 and 63 dB.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25

Similar content being viewed by others

Notes

  1. The reduction of the number of mixers in an IDC was also proposed in [12].

  2. RF-to-IF leakage mechanism in a mixer was not considered at the time of tape-out. The RF-to-IF leakage requirement is not relaxed by the use of filters.

  3. LC filter is driven by current-mode passive mixer and loaded by RF current buffer as shown in Fig. 11. In the simulation testbench, the LC filter is driven by a current source with an output impedance of 200 \(\Omega\) to mimic the mixer output impedance. It is loaded by 25 \(\Omega\) differential impedance to mimic the input impedance of the RF current buffer.

References

  1. Goel, A., Analui, B., & Hashemi, H. (2012). A 130-nm CMOS 100-Hz–6-GHz reconfigurable vector signal analyzer and software-defined receiver. IEEE Transactions on Microwave Theory and Techniques, 60(5), 1375–1389.

    Article  Google Scholar 

  2. Wang, Y.-J. (2009). Circuits and systems for wireless concurrent communication. Ph.D. dissertation, California Institute of Technology.

  3. Mandal, S., Zhak, S., & Sarpeshkar, R. (2009). A bio-inspired active radio-frequency silicon cochlea. IEEE Journal of Solid-State Circuits, 44(6), 1814–1828.

    Article  Google Scholar 

  4. Gharpurey, R., & Kinget, P. (2009) .Channelized front ends for broadband analog and RF signal processing with merged LO synthesis. In IEEE Dallas circuits and systems workshop (DCAS) (pp. 1–4).

  5. Hsieh, T.-L., Kinget, P., & Gharpurey, R. (2008). A rapid interference detector for ultra wideband radio systems in 0.13um CMOS. In IEEE radio frequency integrated circuits symposium (pp. 347–350).

  6. Krishnaswamy, H., Tripurari, K., Xu, Y., Zhang, L., Gidony, D., Jovanovic, B., & Kinget, P. (2014). RF channelizer architectures using iterative downconversion for concurrent or fast-switching spectrum analysis. In IEEE 57th international Midwest symposium on circuits and systems (MWSCAS) (pp. 977–980).

  7. Razavi, B. (2004). A study of injection locking and pulling in oscillators. IEEE Journal of Solid-State Circuits, 39(9), 1415–1424.

    Article  Google Scholar 

  8. Weldon, J., Narayanaswami, R., Rudell, J., Lin, L., Otsuka, M., Dedieu, S., et al. (2001). A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers. IEEE Journal of Solid-State Circuits, 36(12), 2003–2015.

    Article  Google Scholar 

  9. Razavi, B. (1997). Design considerations for direct-conversion receivers. IEEE Transactions on Circuits and Systems II, 44(6), 428–435.

    Article  Google Scholar 

  10. Elmala, M., & Embabi, S. (2004). Calibration of phase and gain mismatches in Weaver image-reject receiver. IEEE Journal of Solid-State Circuits, 39(2), 283–289.

    Article  Google Scholar 

  11. Ru, Z., Klumperink, E., Wienk, G., & Nauta, B. (2009). A software-defined radio receiver architecture robust to out-of-band interference. In Digest of technical papers IEEE international solid-state circuits conference (ISSCC) (pp. 230–231,231a).

  12. Forbes, T. (2013). Circuit techniques for programmable broadband radio receivers (chapter 4). Ph.D. dissertation, University of Texas, Austin.

  13. Glas, J. (1998). Digital I/Q imbalance compensation in a low-IF receiver. IEEE Global Telecommunications Conference (GLOBECOM), 3, 1461–1466.

    Google Scholar 

  14. Zhang, L., Xu, Y., Tripurari, K., Kinget, P., & Krishnaswamy, H. (2015). Analysis and design of a 0.6- to 10.5-GHz LNTA for wideband receivers. IEEE Transactions on Circuits and Systems II, 62(5), 431–435.

    Article  Google Scholar 

  15. Rafi, A., Piovaccari, A.,Vancorenland, P., & Tuttle, T. (2011). A harmonic rejection mixer robust to RF device mismatches. In Digest of technical papers IEEE international solid-state circuits conference (ISSCC) (pp. 66–68).

  16. Cha, H.-K., Song, S.-S., Kim, H.-T., & Lee, K. (2008). A CMOS harmonic rejection mixer with mismatch calibration circuitry for digital TV tuner applications. IEEE Microwave and Wireless Components Letters, 18(9), 617–619.

    Article  Google Scholar 

  17. Bagheri, R., Mirzaei, A., Chehrazi, S., Heidari, M., Lee, M., Mikhemar, M., et al. (2006). An 800-MHz–6-GHz software-defined wireless receiver in 90-nm CMOS. IEEE Journal of Solid-State Circuits, 41(12), 2860–2876.

    Article  Google Scholar 

  18. Yang, T.,Tripurari, K., Krishnaswamy, H., & Kinget, P. (2013). A 0.5GHz–1.5GHz order scalable harmonic rejection mixer. In 2013 IEEE Radio frequency integrated circuits symposium (RFIC) (pp. 411–414).

  19. Zverev, A. (1967). Handbook for filter synthesis. New York: Wiley.

    Google Scholar 

  20. Heydari, P., & Mohavavelu, R. (2003). Design of ultra high-speed CMOS CML buffers and latches. In Proceedings of IEEE international symposium on circuits and systems (ISCAS) (Vol. 2, pp. II–208).

Download references

Acknowledgments

We thank Prof. R. Gharpurey (U. of Texas, Austin) for technical discussions and Integrand Software and Mentor Graphics for granting us licenses for the EMX and AFS CAD tools respectively. This research was supported by NSF under grant 1002064 and by AFRL under the DARPA CLASIC program (agreement FA8650-11-1-7159). The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of NSF, AFRL and DARPA, or the U.S. Government.

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Columbia University, New York, NY, USA

    Karthik Tripurari, Linxiao Zhang, Yang Xu, David Gidony, Branislav Jovanovic, Harish Krishnaswamy & Peter Kinget

Authors
  1. Karthik Tripurari
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Linxiao Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Yang Xu
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. David Gidony
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Branislav Jovanovic
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Harish Krishnaswamy
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Peter Kinget
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Karthik Tripurari.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Tripurari, K., Zhang, L., Xu, Y. et al. RF channelizer architectures using 3-way iterative down conversion for concurrent or fast-switching spectrum analysis. Analog Integr Circ Sig Process 88, 185–206 (2016). https://doi.org/10.1007/s10470-016-0740-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-016-0740-2

Keywords

Search

Navigation