Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Advertisement

A design of power managements IC with peak efficiency of 92.8 % step-up converter and peak efficiency of 93.8 % step-down converter for power transmitting unit of A4WP applications in 0.18 μm BCD

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a power managements IC for power transmitting unit (PTU) of magnetic resonant A4WP application. A high efficiency step-up converter with a programmable output is proposed to provide supply voltage to the external power amplifier with a peak power of 37.5 W. In order to implement the closed loop gain control function of the PTU with the power receiving unit, the duty cycle is controlled with the pulse width modulation signal from bluetooth low energy. The chip is fabricated using a 0.18 μm BCD process with high power MOSFET options, and the die area is 4000 μm × 4000 μm. The measured maximum power efficiency of the step-up converter and step-down converter is each 92.8 % at load current of 0.5 A and 93.8 % at load current of 0.3 A. The output voltage of the step-up converter ranges from 12 to 25 V and that of the step-down converter ranges from 3.3 and 5 V.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22

Similar content being viewed by others

References

  1. Wireless Power Consortium, System description wireless power transfer, Vol. I: Low power, part 1: Interface definition version 1.0 July. 2010

  2. Lam, Y.-H., et al. (2006). Integrated low-loss CMOS active rectifier for wirelessly powered devices. IEEE Transactions on Circuits and Systems II Express Briefs, 53(12), 1378–1382.

    Article  Google Scholar 

  3. Chen, W. -C., Chen, K. -H., Wey, C. -L., Lin, Y. -H., Tasi, T. -Y., Huang, C. -C., Lee, C. -C. Dynamic bootstrap voltage technique for high efficiency buck converter in universal serial bus pwoer device supplying sytem. In IEEE Asian Solid-State Circuits Conference.

  4. Enne, R., Gaberl, W., & Zimmermann, H. (2012). Comparator-controlled rectification at monolithic buck converters for higher input voltages. IEEE Transactions on Power Electronics, 27(2), 628–631.

    Article  Google Scholar 

  5. Yan, W., Li, W., & Liu, Ran. (2011). A noise-shaped buck DC-DC-converter with improved light-load efficiency and fast transient reponse. IEEE Transactions on Power Electronics, 26(12), 3908–3924.

    Article  Google Scholar 

  6. Ho, E. N. Y., & Mok, P. K. T. (2010). Ramp signal generation in voltage mode CCM random switching frequency buck converter for conductive EMI reduction. In Proc. IEEE Custom Integr. Circuits Conf. (pp. 1–4).

  7. Sahu, Brianchinath, & Rincon-Mora, Gabriel A. (2004). A low voltage, dynamic, non-inverting, synchronous buck-boost converter for portable applications. IEEE Transactions on Power Electronics, 19(2), 443–452.

    Article  Google Scholar 

  8. Hwang, Y.-S., Chou, H.-H., Chang, Y. B., & Chen, J.-J. (2014). A high-efficiency DC-DC converter with wide output range using switched-capacitor front-end techniques. IEEE Transactions on Industrial Electronics, 61(5), 2244–2251.

    Article  Google Scholar 

  9. Liou, W.-R., Yeh, M.-L., & Kuo, Y. L. (2008). A high efficiency dual-mode buck converter IC for portable applications. IEEE Transaction on Power Electronics, 23(2), 667–677.

    Article  Google Scholar 

  10. Man, T. Y., Mok, P. K. T., Chan, M. (2007). Analysis of switching-loss-reduction methods for MHz-switching buck converters. In IEEE Conference on Electron Devices and Solid-Stage Circuits.

  11. Bi, Z., Xia, W. (2009) . A PWM/PFM switch technique of dual-mode buck converter. In International Communication Conference on IET (pp. 357–360).

  12. Casanova, J. J., et al. (2009). Design and test of a high-power high-efficiency loosely coupled planar wireless power transfer system. IEEE Transactions on Industrial Electronics, 56(5), 1801–1812.

    Article  Google Scholar 

Download references

Acknowledgments

This research was supported by “The Project of Conversion by the Past R&D Results” through the Ministry of Trade, Industry and Energy (MOTIE) and the Korea Institute for the Advancement of Technology(KIAT) (N0001542, 2015).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kang-Yoon Lee.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Park, YJ., Park, JH., Kim, H. et al. A design of power managements IC with peak efficiency of 92.8 % step-up converter and peak efficiency of 93.8 % step-down converter for power transmitting unit of A4WP applications in 0.18 μm BCD. Analog Integr Circ Sig Process 88, 115–125 (2016). https://doi.org/10.1007/s10470-016-0748-7

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-016-0748-7

Keywords