Abstract
An accurate and cost-effective jitter measurement technique is proposed. The new technique uses only a single test with a high frequency input sine wave. Eliminating the need for a 2nd low frequency test, which is required in the conventional dual-frequency jitter test, provides significantly savings in both hardware and data acquisition time. The new technique is computationally efficient since it requires only one FFT together with some simple time domain computation. Furthermore, there are no nonlinear operations involved, hence avoiding errors inherently associated with such operations. Theoretical analysis, extensive simulation results and experimental results show that the proposed technique is cost-effective and achieves comparable test accuracy to that achieved by the conventional dual-frequency test. The new technique is reliable and robust to both harmonic and non-harmonic distortions. The algorithmic simplicity and the relaxed hardware requirement make the new technique potentially suited for built-in self test.










Similar content being viewed by others
References
Hummels DM, Wahid Ahmed FH (1995) Measurement of random sample time jitter for ADCs. IEEE Int Symp Circ Syst 1:708–711
IEEE Standard for Digitizing Wave form Recorders, IEEE Std. 1057TM-2007, Apr. 2008
IEEE Standard for Terminology and Test Methods for Analog to Digital Converters, IEEE Std. 1241–2010, Jan. 2011
Jie C, Tiejun L, Yingda C et al (2006) A timing-jitter robust UWB modulation scheme. IEEE Signal Process Lett 13(10):593–596
Joey D, Hae-Seung L, David AH (1984) Full-speed testing of A/D converters. IEEE J Solid State Circuits sc-19(6):820–827
Ken P, Robert N, Brian S et al (2003) A 20 GS/s ADC with a 1 MB Memory in 0.18 μm. IEEE International Solid-State Conference, pp 318–319
Maloberti F (2007) Data converters. Dordrecht, The Netherlands, pp 21–22
Mark B, McKiney, David T et al, US patent 6240130 B1, Method and Apparatus to Measure Jitter, issued 2001-5-29.
Minshun W, Degang C, Jingbo D (2011) Fast & accurate algorithm for jitter test with a single frequency test signal. IEEE Int Conf Electro/Inform Tech, pp 1–5
Mitsuru S, Yukio A, Tsutomu W (1990) Jitter analysis of high-speed sampling systems. IEEE J Solid State Circuits 25(1):220–224
Razavi B (1995) Principles of Data Conversion System Design. IEEE Press, Piscataway, NJ
Robert HW (1999) Analog-to-digital converter survey and analysis. IEEE J Sel Area Comm 17(4):539–550
Shahram S, Francisco A, Antoni M (2009) IEEE 1057 jitter test of waveform recorders. IEEE Trans Instr Meas 58(7):2234–2244
Stephen S, Aubin R, Logc V (2005) Structural test for jitter tolerance in SerDes receivers. IEEE Int Test Conf, pp 1–10
Takahiro JY, Ishida M (2003) Timing jitter measurement of intrinsic random jitter and sinusoidal jitter using frequency division. J Electron Test: Theor Appl 19(2):183–193
Takahiro JY, Masayuki K, Mani S, Masahiro I et al (2008) A new method for measuring aperture jitter in ADC output and its application to ENOB testing. IEEE Int Test Conf, pp 1–9
Turker Kuyel (2005) Measurement of External Jitter for True SNR Estimation of A/D Converters http://www.cerc.utexas.edu/msrf-seminar/y2005/tk050215_slides_kuyel.pdf
Turker Kuyel, US patent 6640193 B2, Method and apparatus for measuring jitter, issued 2003-10-28
Uzoma O, Ye L, Ananthram S (2006) Effect of timing jitter on OFDM-based UWB systems. IEEE J Sel Area Comm 24(4):787–793
Walter K (2005) The data conversion handbook. Burlington, MA, pp 5.73–5.75
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: D. Keezer
This work was supported in part by the National Science Foundation, by the Semiconductor Research Corporation, and by Texas Instruments.
Rights and permissions
About this article
Cite this article
Wu, M., Chen, D. & Duan, J. An Accurate and Cost-Effective Jitter Measurement Technique Using a Single Test Frequency. J Electron Test 28, 733–743 (2012). https://doi.org/10.1007/s10836-012-5310-7
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-012-5310-7