Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
SpringerLink
Log in

Real-time arithmetic unit

  • Published:
Real-Time Systems Aims and scope Submit manuscript

Abstract

In this paper we discuss the paradigm of real-time processing on the lower level of computing systems. An arithmetical unit based on this principle containing addition, multiplication, division and square root operations is described. The development of the computation operators model is based on the imprecise computation paradigm and defines the concept of the adjustable calculation of a function that manages delay and the precision of the results as an inherent and parameterized characteristic. The arithmetic function design is based on well-known algorithms and offers progressive improvement in the results. Advantages in the predictability of calculations are obtained by means of processing groups of k-bits atomically and by using look-up tables. We report an evaluation of the operations in path time, delay and computation error. Finally, we present an example of our real-time architecture working in a realistic context.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  • ANSI/IEEE Std 754 (1985) IEEE Standard for Binary Floating-Point Arithmetic

  • Baskiyar S, Meghanathan N (2005) A Survey of Contemporary Real-Time Operating Systems. Informatica 29:233–240

    Google Scholar 

  • Bewick GW (1994) Fast multiplication: Algorithms and implementation. PhD Thesis Dept of Electrical Engineering, Stanford University

  • Butazzo GC (1997) Hard Real-Time Computing Systems. Predictable Scheduling Algorithms and Applications. Kluwer Boston ISBN 0-7923-9994-3

  • Cornea-Hasegan MA, Golliver RA, Markstein P (1999) Correctness Proofs Outline for Newton-Raphson Based Floating-Point Divide and Square Root Algorithms. In: Proc. of the 14th Symposium on Computer Arithmetic, pp 96–106

  • Conte TM, Dube PK, Jennings MD, Lee RB, Peleg A, Rathnam S, Schlansker M, Song P, Wolfe A (1997) Challenges to Combining General-Purpose and Multimedia Processors. IEEE Computer 30:33–37

    Google Scholar 

  • Ercegovac MD, Lang T, Muller J-M, Tisserand A (2000) Reciprocation, Square Root, Inverse Square Root, and Some Elementary Functions Using Small Multipliers, IEEE Transactions on Computers 49(7):628–637

    Article  MathSciNet  Google Scholar 

  • Ercegovac MD, Imbert L, Matula DW, Muller JM, Wei G (2000) Improvinng Goldschmidt Division, Square Root and Square Root Reciprocal. IEEE Transaction on Computers 49(7):759–763

    Article  Google Scholar 

  • Fan C (1994) Mmoss: Soft real-time operating system support in a multimedia communication subsystem. IFAC/IFIP Workshop on Real-Time Programming

  • Feng W (1996) Applications and Extensions to the imprecise-computation model. PhD. Univ. Illinois, Urbana

  • Feng W, Liu JWS (1997) Algorithms for Scheduling Real-Time Task with Input Error and End-to-End Deadlines. IEEE Transactions on Computers 23(2)

  • Flynn M (1970) On division by functional iteration. IEEE Transactions on Computers, C-19(8):702–706

    Google Scholar 

  • Flynn MJ, Oberman SF (2001) Advanced computer arithmetic design. Wiley

  • García-Chamizo JM, Mora-Pascual J, Mora-Mora H (2003) Time-Precision Flexible Adder. In: Proc. 10th IEEE International Conference on Electronics, Circuits and Systems, pp 994–997

  • García-Chamizo JM, Mora-Pascual J, Mora-Mora H, Signes-Pont MT (2003) Calculation Methology for Flexible Arithmetic Processing. In: Proc. IFIP Wg 10.5 International Conference on Very Large Scale Integration of System-on-Chip, pp 350–355

  • Halang WA, Sacha KM, (1992) Real-Time Systems. Implementation of Industrial Computerized Process Automation. World Scientific Publishing: Co. Singapore ISBN 981-02-1063-9

    Google Scholar 

  • Halang WA, Kim KH, Mori K, Schmid U, Wedde H (1998) Real-Time Systems—Panel Overview. International Computer Software and Applications Conference, pp 338–343

  • Kaneko H, Stankovic J, Sen S, Ramamritham K (1996) Integrated scheduling of multimedia and hard real-time systems, IEEE Real-Time Systems Symposium, pp 206–217

  • Lawler EL, et al (1989) Sequencing and Scheduling: Algorithms and Complexity, tech. report, Centre for Mathematics and Computer Science, Amsterdam

  • Leslie I, McAuley D, Black R, Roscoe T, Barham P, Evers D, Fairbairns R, Hyden E (1996) The design and implementation of an operating system to support distributed multimedia applications. IEEE Journal on Selected Areas in Communications, vol. 14

  • Lin KJ, Natarajan S, Liu JWS (1987) Imprecise results: Utilizing partial computation in real-time systems. In Proceedings of the 8th IEEE Real-Time Symposium

  • Liu JWS (1994) Imprecise computations. In: Proceedings of the IEEE 82(1):83–94

    Article  Google Scholar 

  • Liu JWS, Lin KJ, Shih W, Yu AC, Chung JY, Zhao W (1991) algorithms for scheduling imprecise computations. IEEE Computer 24(5):58–68

    Google Scholar 

  • Mora-Mora H (2003) Specialized Arithmetic Processors: Exact rational computation. PhD Thesis, Dept. of Computer Science Technology and Computation, University of Alicante

  • Mora-Pascual JM (2001) Floating Point Arihmetic Units for Real Time Systems. PhD Thesis, Dept. of Computer Science Technology and Computation, University of Alicante

  • Oberman SF, Flynn MJ (1997) Division algorithms and implementations. IEEE Transactions on Computers 46(8):833–854

    Article  MathSciNet  Google Scholar 

  • Oklobdzija VG, Villeger D (1995) Improving Multiplier Design by Using Improved Column Compression Tree and Optimized Final Adder in CMOS technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 3:292–301

    Article  Google Scholar 

  • Overton ML (2001) Numerical Computing with IEEE Floating Point Arithmetic. SIAM Press, ISBN 0898715717

  • Parhami B (1999) Computer Arithmetic: Algorithms and hardware designs. Oxford University Press. ISBN: 0-19-512583-5

  • Peleg A, Weiser U (1996) MMX Technology Extension to the Intel Architecture. IEEE Micro 16(4):51–59

    Article  Google Scholar 

  • Piñeiro JA, Díaz-Bruguera J (2002) High-Speed Double-Precision Computation of Reciprocal, Division, Square Root and Inverse Square Root. IEEE Transactions on Computers 51(12):1377–1388

    Article  Google Scholar 

  • Shih WK, Liu JWS, Chung JY (1991) Algorithms for Scheduling Imprecise Computations with Timing Constraints. SIAM J. Computing

  • Sklansky J (1960) Conditional-sum addition logic. IRE Transactions on Electronic Computers 9:226-231

    Article  MathSciNet  Google Scholar 

  • Stankovic J (1996) Real-Time and Embedded Systems. ACM Computing Surveys 28(1):205–208

    Article  Google Scholar 

  • Stankovic J (1998) Misconceptions about Real—Time Computing. IEEE Computer, pp 10–19

  • Stankovic J, Rajkumar R (2004) Real—Time Operating Systems. Real-Time Systems 28:237–253

    Article  MATH  Google Scholar 

  • Stankovic J, Ramamritham K (1988) Tutorial on Hard Real-Time Systems. IEEE Computer Society Press

  • Takagi N, Yasuura H, Yajima S (1985) High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree. IEEE Transaction on Computers 34(9)

  • Thekkath R (1999) An Architecture Extension for Efficient Geometry Processing. Hot Chips, Symposium on high performance chips

  • Wallace CS (1964) A Suggestion for Fast Multipliers. IEEE Transactions on Computers 13(2)

  • Wong WF, Goto E (1994) Fast Hardware-Based Algorithms for Elementary Function Computations Using Rectangular Multipliers. IEEE Transaction on Computers 43(4):278–294

    Article  Google Scholar 

  • Yang X, Lee RB (2004) PLX FP: An efficient floating-point instruction set for 3D graphics. IEEE International Conference on Multimedia and Expo

  • Zimmermann R (1997) Binary Adder Architectures for Cell-Based VLSI and their Synthesis. PhD Thesis, Swiss Federal Institute of Technology

Download references

Author information

Authors and Affiliations

  1. SPA-Lab, DTIC, Universidad de Alicante, E-03080, Alicante, Spain

    Higinio Mora-Mora, Jerónimo Mora-Pascual, Juan Manuel García-Chamizo & Antonio Jimeno-Morenilla

Authors
  1. Higinio Mora-Mora
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jerónimo Mora-Pascual
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Juan Manuel García-Chamizo
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Antonio Jimeno-Morenilla
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Higinio Mora-Mora.

Additional information

Higinio Mora-Mora received the BS degree in computer science engineering and the BS degree in business studies in University of Alicante, Spain, in 1996 and 1997, respectively. He received the PhD degree in computer science from the University of Alicante in 2003. Since 2002, he is a member of the faculty of the Computer Technology and Computation Department at the same university where he is currently an associate professor and researcher of Specialized Processors Architecture Laboratory. His areas of research interest include computer arithmetic and the design of floating points units and approximation algorithms related to VLSI design.

Jerónimo Mora-Pascual received the BS degree in computer science engineering from University of Valencia (Spain), in 1994. Since 1994, he has been a member of the faculty of the Computer Technology and Computation department at the University of Alicante, where he is currently an associate professor. He completed his PhD in computer science at University of Alicante in 2001. He has worked on neural networks and its VLSI implementation. His current areas of research interest include the design of floating points units and its application for real-time systems and processors for geometric calculus.

Juan Manuel García-Chamizo received his BS in physics at the University of Granada (Spain) in 1980, and the PhD degree in Computer Science at the University of Alicante (Spain) in 1994. He is currently a full professor and director of the Computer Technology and Computation department at the University of Alicante. His current research interests are computer vision, reconfigurable hardware, biomedical applications, computer networks and architectures and artificial neural networks. He has directed several research projects related to the above-mentioned interest areas. He is a member of a Spanish Consulting Commission on Electronics, Computer Science and Communications. He is also member and editor of some program committee conferences.

Antonio Jimeno-Morenilla is associate professor in the Computer Technology and Computation department at the University of Alicante (Spain). He received his PhD from the University of Alicante in 2003. He concluded his bachelor studies at the EPFL (Ecole Polytechnique Fe’de’rale de Lausanne, Switzerland) and received his BS degree in computer science from the Polytechnical University of Valencia (Spain) in 1994. His research interests include sculptured surface manufacturing, CAD/CAM, computational geometry for design and manufacturing, rapid and virtual prototyping, 3D surface flattening, and high performance computer architectures. He has considerable experience in the development of 3D CAD systems for shoes. In particular, he has been involved in many government and industrial funded projects, most of them in collaboration with the Spanish Footwear Research Institute (INESCOP).

Rights and permissions

Reprints and permissions

About this article

Cite this article

Mora-Mora, H., Mora-Pascual, J., García-Chamizo, J.M. et al. Real-time arithmetic unit. Real-Time Syst 34, 53–79 (2006). https://doi.org/10.1007/s11241-006-8753-z

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11241-006-8753-z

Keywords

Search

Navigation