Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
SpringerLink
Log in

An FPGA and ASIC Implementation of Cubing Architecture

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

The optimization of VLSI design is playing an important role in the development of technological applications. The optimization of VLSI technology helps to increase the performance and speed of the processors. Cubing is an optimization technique in which numerous computations are performed quickly. In this paper proposes a technique for the implementation of cubing. By using the proposed method, the complexity of the multiplication of numbers for cubes is reduced. The proposed architecture is synthesized and simulated using Vivado design suit 2018.3 and implemented on a Kintex-7 FPGA board. The Encounter(R) RTL Compiler RC13.10 v13.10-s006\(\_\)1 cadence tool is used in an application specific integrated circuit platform. Compared with the results obtained with well-known cubing architectures, the proposed method is used to improve the performance, and decrease the power consumption and area of processors.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

Data Availability

The referred papers will be available on request.

Code Availability

Algorithm is available.

References

  1. kunchigi, V., Kulkarni, L., & Kulkarni, S. (2014). Low power square and cube architectures using vedic sutras. In fifth international conference on signals and image processing.

  2. Chen, T. C. (1971). A binary multiplication based on squaring. IEEE Transactions on Computers, 20(6), 678–680.

    Article  Google Scholar 

  3. Pekmestzi, K. Z., Kalivas, P., & Moshopoulos, N. (2001). Long unsigned number systolic serial multipliers and squares. IEEE Transactions on Circuits and Systems II: Analog Digital Signal Processing, 48(3), 316–321.

    Article  Google Scholar 

  4. Dadda, L. (1985). Squares for binary numbers in serial form. In proceedings IEEE symposium computers arithmetic, pp.173-180.

  5. Chaniotakis, E., Kalivas, P., & Pekmestzi, K. Z. (2005). Long number bit serial squares. In proceedings IEEE symposium computers arithmetic, pp. 29-36.

  6. Liddicoat, A. A., & Flynn, M. J. (2000). Parallel square and cube computations. In: 34th Asilomar conference on signals, systems and computers.

  7. Pihl, J., & Aas, E. J. (1996). A multiplier and squarer generator for high performance DSP applications. In proceedings IEEE 39th Midwest symposium circuits systems, Vol. 1, pp. 109-112.

  8. Thakare, M., Yash, P., Chakraborty, D., & Jajodia, B. (Aug. 2021). Efficient hardware implementation of cube architecture using Yavadunam Sutra on FPGA. In 2021 IEEE international midwest symposium on circuits and systems (MWSCAS).

  9. Owens, R. M., & Irwin, M. J. (1987). The arithmetic cube. IEEE Transactions on Computers, 100(11), 1342–1348.

    Article  Google Scholar 

  10. Thapliyal, H., Kotiyal, S., & Srinivas, M. B. (2005). Design and analysis of a novel parallel square and cube architecture based on ancient Indian vedic mathematics. In 48th Midwest symposium on circuits and systems, pp. 1462-1465.

  11. Azeem, M., Usman, M., & Ahmad, W. (2014). Intelligent data cube construction and exploration. In ninth international conference on digital information management (ICDIM).

  12. Barik, R. K., & Pradhan, Manoranjan. (2017). Efficient ASIC and FPGA implementation of cube architecture. IET Computers & Digital Techniques, 11(1), 43–49.

    Article  Google Scholar 

  13. http://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html

  14. Kavehl, M., Khishe, M., & Mosavi, M. R. (2018). Design and implementation of a neighborhood search biogeographybased optimization trainer for classifying sonar data set using multi layer perceptron neural network,". Analog Integrated Circuits and Signal Processing, 100(2), 405–428.

    Article  Google Scholar 

  15. Beechu, N. K. R., et al. (2017). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16–26.

    Article  Google Scholar 

  16. Beechu, N. K. R., et al. (2018). Hardware implementation of fault tolerance NoC core mapping. Telecommunication Systems, 68(4), 621–630.

    Article  Google Scholar 

  17. Beechu, N. K. R., et al. (2018). An energy-efficient fault-aware core mapping in mesh-based network on chip systems. Journal of Network and Computer Applications, 105, 79–87.

    Article  Google Scholar 

  18. Reddy, B. N. K., & Sireesha. (2019). An energy-efficient core mapping algorithm on network on chip (NoC). VDAT, CCIS 892, pp. 631-640.

  19. Kumar R., Naresh B., Suresh, N., Ramesh, J.V.N., Pavithra, T., Bahulya, Y. K., Edavoor, P. J., & Ram, S. J. (2015). An effiient approach for design and testing of FPGA programming using LabVIEW. In international conference on advanced computing, networking and informatics: ICACNI.

  20. Boddu, V. S., et al., (2016). Low-power and area efficient N-bit parallel processors on a chip. In IEEE India council international conference (INDICON).

  21. Chua, C., Kumar, R. B. N., & Sireesha, B. (2017). Design and analysis of low-power and area efficient N-bit parallel binary comparator. Analog Integrated Circuits and Signal Processing, 92, 225–231.

    Article  Google Scholar 

  22. https://anysilicon.com/asic-design-flow-ultimate-guide/

  23. Annangi, S., & Puli, R. (2017). ASIC implementation of efficient 16-parallel fast FIR algorithm filter structure. In international conference on computing and networking technology (ICCNT).

  24. Reddy, B. N. K. (2019). Design and implementation of high performance and area efficient square architecture using Vedic mathematics. Analog Integrated Circuits and Signal Processing, 102(3), 501–506.

    Article  Google Scholar 

  25. Reddy, B. N. K., Vani, B. V., & Lahari, B. (2020). An efficient design and implementation of Vedic multiplier in quantum-dot celluar automata. Telecommunication Systems (TELS), 74(4), 487–496.

    Article  Google Scholar 

  26. Sharma, R., Kaur, M., & Singh, G. (2015). Design and FPGA implementation of optimized 32- bit Vedic multiplier and square architectures. In international conference on industrial instrumentation and control (ICIC), May 28-30 .

Download references

Acknowledgements

The author express their sincere gratitude to anonymous reviewers and the editor for their comments and suggestions towards improvement of this manuscript. Thanks to Raghavarao, NVK Ramesh and Murthy for encouraging research.

Funding

Not applicable

Author information

Authors and Affiliations

  1. School of Electronics Systems and Automation, Digital University Kerala (Former IIITM-Kerala), Thiruvananthapuram, India

    B. Naresh Kumar Reddy

  2. Department of CSE, Faculty of Science and Technology, IcfaiTech, The ICFAI Foundation for Higher Education, Hyderabad, India

    B. Seetharamulu

  3. Department of CSE, BSACIST, Chennai, India

    G. Siva Krishna

  4. Department of Electrical and Electronics Engineering, National Institute of Technology Karnataka, Surathkal, India

    B. Veena Vani

Authors
  1. B. Naresh Kumar Reddy
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. B. Seetharamulu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. G. Siva Krishna
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. B. Veena Vani
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to B. Naresh Kumar Reddy.

Ethics declarations

Conflict of interest

Authors declare no conflict of interest.

Ethical Approval

The authors declare that they have no known competing financial interest or personal relationships that could have appeared to influence the work reported in this paper.

Consent for Publication

All authors give the permission to the Journal to publish this research paper.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Reddy, B.N.K., Seetharamulu, B., Krishna, G.S. et al. An FPGA and ASIC Implementation of Cubing Architecture. Wireless Pers Commun 125, 3379–3391 (2022). https://doi.org/10.1007/s11277-022-09715-w

Download citation

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-022-09715-w

Keywords

Search

Navigation