Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
SpringerLink
Log in

The driving force for development of IC and system in future: Reducing the power consumption and improving the ratio of performance to power consumption

  • Special Issue
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Abstract

With the development of information technology, integrated circuits (IC) and system which target high performance and low power consumption have widely penetrated to all the aspects of national economy, national defense construction and people’s life. With the continuous increase in IC integration density, the power consumption is becoming the limiting factor. It turns out that the driving force of the future IC and system development is the reduction of the power consumption and improvement of the performance/power ratio. The Moore’s Law is inherently the law for the technology and economic development, and has served as the guideline of the IC development for half a century. However, with the scaling down of IC feature size and the corresponding increased integration density, it is progressively approaching the physical limitation. Moore’s Law will gradually complete its historic mission and it will be replaced by a law of reducing the power consumption while ensuring the performance requirements for IC, SoC and SiP performance, law of improving the performance/power ratio. This paper will discuss the related research topics on Green micro/nanoelectronics, including low-power design, novel low-power devices, manufacturing processes for low power applications and related micro/nano electromechanical systems.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Pollack F. Intel 1999. In: ITRS 2005

  2. Scalise G. SIA, Semiconductor Industry Challenges 2007–2010. In: IC China 2007

  3. http://msn.chinabyte.com/a/8834814.shtml

  4. Wang Y Y. Collected Works of Wang Yangyuan (II). Beijing: Science Press, 2005

    Google Scholar 

  5. BP Statistical Review of World Energy, June 2008

  6. American Council for an Energy-Efficient Economy, John A. “Skip” Laitner, Chris Poland Knight, Vanessa L. McKinney, Karen Ehrhardt-Martinez, Semiconductor Technologies: The Potential to Revolutionize U.S. Energy Productivity. Environmental Quality Management, 2009, 19, 29

  7. Wang Y Y, ed., Wu H M, Ji M H, Xiao D Y. Green Micro/Nano Electronics. Chap. 3. Beijing: Science Press, 2010. 163–220

    Google Scholar 

  8. Wang Y Y, Wang Y W. The Road of Development for Integrated Circuits in Mainland China. Beijing: Science Press, 2008. 244

    Google Scholar 

  9. Wang Y Y, ed., Wei S J, Yin S Y, Yan X L. Green Micro/Nano Electronics. Chap. 2. Beijing: Science Press, 2010. 102, 126

    Google Scholar 

  10. Private Communication between Prof. Wang Yangyuan and Cheng Yuhua

  11. Nagaraj N S, Hunter W R, Chidambaram P R, et al. Impact of interconnect technology scaling on SOC design methodologies. In: Proceedings of the IEEE International Interconnect Technology Conference, 2005. 71–73

  12. Wang Y Y, ed., Li S W, Cheng Y H, Song F B, et al. Green Micro/Nano Electronics. Chap. 4. Beijing: Science Press. 2010. 250

    Google Scholar 

  13. Assaderaghi F, Sinitsky D, Parke S, et al. A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation. In: International Electron Devices Meeting (IEDM’ 94), 1994. 809–812

  14. Tian Y, Huang R, Zhang X, et al. A novel nanoscaled device concept: quasi-SOI MOSFET to eliminate the potential weaknesses of UTB SOI MOSFET. IEEE Trans Electr Dev, 2005, 52: 561

    Article  Google Scholar 

  15. Zhou F L, Huang R, Wu D K, et al. Fabrication of 32 nm vertical nMOSFETs with asymmetric graded lightly doped drain structure. J Electrochem Soc, 2008, 155: H202–H204

    Article  Google Scholar 

  16. Xu X Y, Wang R S, Huang R, et al. High-performance BOI FinFETs based on bulk-silicon substrate. IEEE Trans Electr Dev, 2008, 55: 3246

    Article  Google Scholar 

  17. Tian Y, Huang R, Wang Y Q, et al. New self-aligned silicon nanowire transistors on bulk substrate fabricated by epi-free compatible CMOS technology: Process integration, experimental characterization of carrier transport and low frequency noise. In: IEEE International Electron Devices Meeting, 2007. 895

  18. Wang Y Y, ed., Huang R, Zhang X, Liu J H. Green Micro/Nano Electronics. Chap. 5. Beijing: Science Press, 2010. 311–349

    Google Scholar 

  19. Reddick W M, Amaratunga G A J. Silicon surface tunnel transistor. Appl Phys Lett, 1995, 67: 494

    Article  Google Scholar 

  20. Liu H C, Huang R, Wang Z H. Investigation into the output characteristics and improvement of operation margin of IMOS (impact ionization MOS) devices. In: ECS Transactions, 2009. 21

  21. Kam H, Lee D T, Howe R T, et al. A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronics. In: IEEE International Electron Devices Meeting, 2008. 463

  22. CSIA Report of the Development of Semiconductor Industry in Mainland China, 2009

  23. Hickmott T W. Low-frequency negative resistance in thin anodic oxide films. J Appl Phys 1962, 33: 2669

    Article  Google Scholar 

  24. Chua L O. Memristor—The missing circuit element. IEEE Trans Circ Theory, 1971, CT-18: 507

    Article  Google Scholar 

  25. Wang Y Y, ed., Kang J F, Wang Y. Green Micro/Nano Electronics. Chap. 6. Beijing: Science Press, 2010. 367–370

    Google Scholar 

  26. Gao B, Zhang H W, Yu S, et al. Oxide-based RRAM: Uniformity improvement using a new material-oriented methodology. In: Symposium on VLSI Technology, Tech. Dig., 2009. 30

  27. Zhang L J, Huang R, Gao D J, et al. Unipolar resistive switch based on silicon monoxide realized by CMOS technology. IEEE Electr Dev Lett, 2009, 30: 870

    Article  Google Scholar 

  28. Gao D J, Zhang L J, Huang R, et al. A novel nitrogen-doped SiOx resistive switching memory with low switching voltages. In: 2010 Silicon Nanoelectronics Workshop, 2010. 51

  29. http://www.nlc.gov.cn/index.htm

  30. Private Communication between Prof. Wang Yangyuan and Wu Hanming

  31. Yu H Y, Kang J F, Chen J D, et al. Thermally robust high quality HfN/HfO2 gate stack for advanced CMOS devices. In: IEEE International Electron Devices Meeting, 2003. 99

  32. Liu X Y, Kang J F, Han R Q. Direct tunneling current model for MOS devices with ultra-thin gate oxide including quantization effect and polysilicon depletion effect. Solid State Commun, 2003, 125: 219–223

    Article  Google Scholar 

  33. Wang Y Y, Wang Y W. The Road of Development for Integrated Circuits in Mainland China. Beijing: Science Press, 2008. 194

    Google Scholar 

  34. Wang Y Y, ed., Wu H M, Ji M H, Xiao D Y. Green Micro/Nano Electronics. Chap. 3. Beijing: Science Press, 2010. 216

    Google Scholar 

  35. Kang J F, Ren C, Yu H Y, et al. A novel dual-metal gate integration process for sub-1nm EOT HfO2 CMOS devices. In: 2004 International Conference on Solid State Devices and Materials (SSDM 2004), Tokyo, Japan, 2004. 15–17

  36. Kang J F, Yu H Y, Ren C, et al. Scalability and reliability characteristics of CVD HfO2 gate dielectrics with HfN electrodes for advanced CMOS applications. J Electrochem Soc, 2007, 154: H927–H932

    Article  Google Scholar 

  37. Loke A L S, Wetzel J T, Ryu C, et al. Copper drift in low-k polymer dielectries for ULSI metallization. In: 1998 Symp. on VLSI Technology Dig. of Tech. Papers, 1988. 26

  38. Kawahara J, Shiba K, Tagami M, et al. Highly thermal-stable, plasma-polymerrized BCB polymer film (k=2.6) for Cu dual-damascene interconnects. In: 2000 Symposium on VLSI Technology Digest of Technical Papers, 2000. 20

  39. Wang Y Y, Kang J F. Development of ULSI interconnect integration technology-copper interconnect with low-k dielectrics. Chinese J Semiconduct, 2002, 23: 1121

    Google Scholar 

  40. Tomioka K, Nakahira J, Kondo S, et al. Plasma cure process for porous SiOCH films using CF4 gas. In: SSDM, 2007. 266

  41. Ponoth S, Horak D, Nitta S, et al. Self-assembly based air-gap integration. http://www.electrochem.org/meetings/scheduler/abstracts/214/2074.pdf, 214th ECS meeting, 2008

  42. Nakamura N, Matsunaga N, Kaminatsui T, et al. Cost effective air-gap interconnects by all-in-one post-removing process. In: IITC, 2008. 193

  43. The International Technology Roadmap for Semiconductors (ITRS) Roadmap. ITRS Roadmap 2009, http://public.itrs.net/

  44. Vanleenhove A, Steenwinckel D V. A litho-only approach to double patterning. In: Proc of SPIE, San Jose, 2007. 6520, 65202F01-65202F10

  45. Wang Y Y, ed., Li Z H, Wu W G. Green Micro/Nano Electronics. Chap.7. Beijing: Science Press, 2010. 435, 458

    Google Scholar 

  46. Geim A K, Novoselov K S. The rise of grapheme. Nat Mater, 2007, 6: 183

    Article  Google Scholar 

  47. Geim A. Graphene: status and prospects. Science, 2009. 1530

  48. Lin Y M, Dimitrakopoulos C, Jenkins K A, et al. 100-GHz transistors from wafer-scale epitaxial grapheme. Science, 2010, 327: 662

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Microelectronics, Peking University, Beijing, 100871, China

    YangYuan Wang

Authors
  1. YangYuan Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to YangYuan Wang.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Wang, Y. The driving force for development of IC and system in future: Reducing the power consumption and improving the ratio of performance to power consumption. Sci. China Inf. Sci. 54, 915–935 (2011). https://doi.org/10.1007/s11432-011-4229-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11432-011-4229-4

Keywords

Search

Navigation