Abstract
In this paper, a TPP (Task-based Parallelization and Pipelining) scheme is proposed to implement AVS (Audio Video coding Standard) video decoding algorithm on REMUS (REconfigurable MUltimedia System), which is a coarse-grained reconfigurable multimedia system. An AVS decoder has been implemented with the consideration of HW/SW optimized partitioning. Several parallel techniques, such as MB (Macro-Block)-based parallel and block-based parallel techniques, and several pipeline techniques, such as MB level pipeline and block level pipeline techniques are adopted by hardware implementation, for performance improvement of the AVS decoder. Also, most computation-intensive tasks in AVS video standards, such as MC (Motion Compensation), IP (Intra Prediction), IDCT (Inverse Discrete Cosine Transform), REC (REConstruct) and DF (Deblocking Filter), are performed in the two RPUs (Reconfigurable Processing Units), which are the major computing engines of REMUS. Owing to the proposed scheme, the decoder introduced here can support AVS JP (Jizhun Profile) 1920×1088@39fps streams when exploiting a 200 MHz working frequency.
Similar content being viewed by others
References
AVS Workgroup Information technology — Advanced coding of audio and video-Part2: Video GB/T 200090. 2-2006. 2006
Wiegand T, Sullivan G J, Bjontegaard G, et al. Overview of the H.264/AVC video coding standard. IEEE Trans Circuits Syst Video Technol, 2003, 13: 560–576
ISO/IEC 13818. Generic Coding of Moving Pictures and Associated Audio Information, 1994
Krommydas K, Tsoublekas G, Antonopoulos C D, et al. Mapping and optimization of the AVS video decoder on a high performance chip multiprocessor. In: Proceedings of IEEE International Conference on Multimedia and Expo (ICME), Singapore, 2010. 896–901
Jose L MPEG-4, AVS deliver better video compression Electronic Engineering Times Asia June 1st, 2006
Wang Y S, Liu L B, Yin S Y, et al. Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture. Sci China Inf Sci, 2013, 56: 112401
Rossi D, Campi F, Spolzino S et al. A heterogeneous digital signal processor for dynamically reconfigurable computing IEEE J Solid-St Circ, 2010, 45: 1615–1626
Singh H, Lee M H, Lu G, et al. MorphoSys: an integrated reconfigurable system for data-parallel and computationintensive applications IEEE Trans Comput, 2000, 49: 465–481
Mei B, Veredas F J, Masschelein B. Mapping an H.264/AVC decoder onto the ADRES reconfigurable architecture. In: Proceedings of International Conference on Field Programmable Logic and Applications, Tampere, 2005. 622–625
Kuhn K. Variability in nanoscale CMOS technology. Sci China Inf Sci, 2011, 54: 936–945
Ju C C, Chang Y C, Cheng C Y, et al. A Full-HD 60fps AVS/H.264/VC-1/MPEG-2 video decoder for digital home applications. In: Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, Hsinchu, 2011. 1–4
Huang J, Lee J. Efficient VLSI architecture for video transcoding. IEEE Trans Consum Electron, 2009, 55: 1462–1470
Lei B, Jin W, Hu J, et al. Embedded software optimization for AVS-P 7 decoder real-time implementation on RISC core IEEE Trans Consum Electron, 2007, 53: 1204–1210
Koziri M, Zacharis D, Katsavounidis I, et al. Implementation of the AVS video decoder on a heterogeneous dual-core SIMD processor IEEE Trans Consum Electron, 2011, 57: 673–681
Jia H, Zhang P, Xie D, et, al. An AVS HDTV video decoder architecture employing efficient HW/SW partitioning. IEEE Trans Consum Electron, 2006, 52: 1447–1453
Ho T M P, Le T M, Vu K D, et al. A 768 Megapixels/sec inverse transform with hybrid architecture for multi-standard decoder. In: Proceedings of 2011 IEEE 9th International Conference on ASIC (ASICON 2011), Xiamen, 2011. 71–74
Huang Y W. An efficient hardware implementation for deblocking filter of AVS decoder. In: Proceedings of 2011 2nd International Conference on Challenges in Environmental Science and Computer Engineering (CESCE 2011), Haikou, 2011. 505–510
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Liu, L., Chen, Y., Yin, S. et al. Implementation of AVS Jizhun decoder with HW/SW partitioning on a coarse-grained reconfigurable multimedia system. Sci. China Inf. Sci. 57, 1–14 (2014). https://doi.org/10.1007/s11432-013-4979-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-013-4979-2