Abstract
The NAND flash memory has gained its popularity as a storage device for consumer electronics due to its higher performance and lower power consumption. In most of these devices, an FTL (Flash Translation Layer) is adopted to emulate a block device interface to support the conventional disk-based file systems that make the flash management much easier. Among various FTLs, the FAST (Fully-Associative Sector Translation) FTL has shown superior performance, becoming one of the state-of-the-art approaches. However, the FAST FTL performs poorly while dealing with a huge number of small-sized random writes brought by upper applications such as database transaction processing workloads. The two important reasons are the absence of efficient selection schemes for the reclaiming of random log blocks that leads to large overhead of full merges, and the sequential log block scheme which no longer applies to random writes due to the large costs of partial merges. To overcome the above two defects in the presence of random writes, two techniques have been proposed. The first technique reduced full merge costs by adopting a novel random log block selection algorithm, based on the block associativity and the relevant-valid-page-amount of random log blocks as the key block selection criterion. The second technique replaced the sequential log block with a random log block to eliminate the overhead of partial merges. Experimental results showed that our optimizations can outperform FAST FTL significantly in three aspects: erase counts, page migration amount, and response time. The maximum improvement level in these cases could reach up to 66.8%, 98.2%, and 51.0%, respectively.
Similar content being viewed by others
References
Kim J, Kim J M, Noh S H, et al. A space-efficient flash translation layer for compactflash systems. IEEE Trans Consumer Electron, 2002, 48: 366–375
Lee S W, Park D J, Chung T S, et al. A log-buffer based FTL scheme with fully associative sector translation. ACM Trans Embed Comput Syst, 2007, 6: 436–453
Li Z, Jin P, Su X, et al. CCF-LRU: a new buffer replacement algorithm for flash memory. IEEE Trans Consumer Electron, 2009, 55: 1351–1359
Jo H, Kang J, Park S, et al. FAB: flash-aware buffer management policy for portable media players. IEEE Trans Consumer Electron, 2006, 52: 485–493
Guo X F, Tan J F, Wang Y P. PAB: parallelism-aware buffer management scheme for NAND-based SSDs. In: Proceedings of IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, San Francisco, 2013. 101–110
Wang C D, Wong W F. TreeFTL: efficient RAM management for high performance of NAND flash-based storage systems. In: Proceedings of Design, Automation and Test in Europe, Grenoble, 2013. 374–379
Gupta A, Kim Y, Urgaonkar B. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings. In: Proceedings of International Conference on Architectural Support for Programming Languages and Operating Systems, Washington DC, 2009. 229–240
Jiang S, Zhang L, Yuan X H, et al. S-FTL: an efficient address translation for flash memory by exploiting spatial locality. In: Proceedings of IEEE Symposium on Mass Storage Systems and Technologies, Denver, 2011. 1–12
Xiao N, Chen Z G, Liu F, et al. P3Stor: a parallel, durable flash-based SSD for enterprise-scale storage systems. Sci China Inf Sci, 2011, 54: 1129–1141
Xu Z Y, Li R X, Xu C Z. CAST: a page-level FTL with compact address mapping and parallel data blocks. In: Proceedings of IEEE International Performance Computing and Communications Conference, Austin, 2012. 142–151
Cho H, Shin D, Eom Y I. KAST: K-associative sector translation for NAND flash memory in real-time systems. In: Proceedings of Design, Automation and Test in Europe, Nice, 2009. 507–512
Lee H S, Yun H S, Lee D H. HFTL: hybrid flash translation layer based on hot data identification for flash memory. IEEE Trans Consumer Electron, 2009, 55: 2005–2011
Jung D, Kang J U, Jo H, et al. Superblock FTL: a superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans Embed Comput Syst, 2010, 9: 1–41
Hsieh J W, Zheng Y C, Peng Y C, et al. VAST: virtually associative sector translation for MLC storage systems. IEEE Trans Comput Aid Des, 2013, 32: 1137–1150
Guan Y, Wang G H, Wang Y, et al. BLog: block-level log-block management for NAND flash memory storage systems. In: Proceedings of ACM Sigplan/Sigbed Conference on Languages, Compilers and Tools for Embedded Systems, Seattle, 2013. 111–120
Lim S P, Lee S W, Moon B. FASTer FTL for enterprise-class flash memory SSDs. In: Proceedings of IEEE International Workshop on Storage Network Architecture and Parallel I/Os, Incline Village, 2010. 3–12
Liu C Y, Pan Y S, Chen H H, et al. Techniques for improving performance of the FAST (fully-associative sector translation) flash translation layer. IEEE Trans Consumer Electron, 2011, 57: 1740–1748
Kawaguchi A, Nishioka S, Motoda H. A flash-memory based file system. In: Proceedings of USENIX Technical Conference, New Orleans, 1995. 13–13
Chiang M L, Lee P C H, Chang R C. Managing flash memory in personal communication devices. In: Proceedings of International Symposium on Consumer Electronics, Singapore, 1997. 177–182
Agrawal N, Prabhakaran V, Wobber T, et al. Design tradeoffs for SSD performance. In: Proceedings of USENIX Annual Technical Conference, Boston, 2008. 57–70
Bucy J S, Schindler J, Schlosser S W, et al. The DiskSim Simulation Environment Version 4.0 Reference Manual. Mellon University Parallel Data Lab Technical Report CMU-PDL-08-101. 2008
Narayanan D, Donnelly A, Rowstron A. Write off-loading: practical power management for enterprise storage. In: Proceedings of USENIX Conference on File and Storage Technologies, San Jose, 2008. 253–267
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Guo, X., Wang, Y. Optimizing random write performance of FAST FTL for NAND flash memory. Sci. China Inf. Sci. 58, 1–14 (2015). https://doi.org/10.1007/s11432-014-5157-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-014-5157-x