Abstract
High efficiency video coding is the most widely used video coding standard. It has higher coding performance compared with its predecessor, H.264, but it also has higher computational complexity. Interprediction is the most computationally intensive part of the entire video encoding process. Selecting the optimal interprediction mode by the rate–distortion cost calculation function requires substantial complex calculation and memory access, thus greatly increasing the difficulty of real-time hardware encoding. This study proposes to replace the traditional complex error square sum calculation with an estimation method for distortion and rate. The estimation of distortion uses the Hadamard-transformed sum of absolute transformation difference instead of the complex calculation of the sum of squared difference, whereas the estimation of rate is obtained by weighting the number of prediction units (PUs). The experiment proves that the proposed interprediction rate–distortion cost calculation model can greatly reduce computational complexity when BD-rate is increased by 3.02%. In hardware implementation, the value of rate can be obtained by indexing the number of PUs, and the resource expenditure is small.
Similar content being viewed by others
References
Sullivan, G.J., Ohm, J.R., Han, W.J., et al.: Overview of the High efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649–1668 (2012)
Mathew, R., Taubman, D.S.: Quad-tree motion modeling with leaf merging. IEEE Trans. Circuits Syst. Video Technol. 20(10), 1331–1345 (2010)
Chen, H..C., Chang, T.S.: Fast rate distortion optimization with adaptive context group modeling for HEVC. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp. 1–4 (2017)
Li, M., Zhu, C., Li, Y., et al.: A low-complexity hardware-oriented mode decision scheme based on rate-distoration estimation. In: 2014 IEEE International Conference on Multimedia and Expo Workshops (ICMEW). IEEE, pp. 1–6 (2014)
Kim, T.S., Rhee, C.E., Lee, H.J.: Merge mode estimation for a hardware-based HEVC encoder. IEEE Trans. Circuits Syst. Video Technol. 26(1), 195–209 (2016)
Li, L., Li, B., Liu, D., et al.: λ-domain rate control algorithm for HEVC scalable extension. IEEE Trans. Multimed. 18(10), 2023–2039 (2016)
Lee, B., Kim, M.: A CU-level rate and distortion estimation scheme for RDO of hardware-friendly HEVC encoders using low-complexity integer DCTs. IEEE Trans. Image Process. 25(8), 3787–3800 (2016)
Lee, S., Kim, H., Byun. K., et al.: On FHD 300 MHz@ 60fps, intra/inter CU mode decision hardware architecture for the Hypernova H. 265 encoder. In: 2014 International SoC Design Conference (ISOCC). IEEE, pp. 254–255 (2014)
Heindel, A., Haubner, T., Kaup, A.: Fast CU split decisions for HEVC inter coding using support vector machines. In: 2016 Picture Coding Symposium (PCS). IEEE, pp. 1–5 (2016)
Tai, K.H., Hsieh, M.Y., Chen, M.J., et al.: A fast HEVC encoding method using depth information of collocated CUs and RD cost characteristics of PU modes. IEEE Trans. Broadcast. 63(4), 680–692 (2017)
Abdelsalam, A.M., Shalaby, A., Sayed, M.S.: Towards an FPGA-based HEVC encoder: a low-complexity rate distortion scheme for AMVP. Circuits Syst. Signal Process. 36(10), 4207–4226 (2017)
Sun, H., Zhou, D., Hu, L., et al.: Fast algorithm and VLSI architecture of rate distortion optimization in H. 265/HEVC. IEEE Trans. Multimed. 19(11), 2375–2390 (2017)
Shi, L., Gao, X., Yang, X., et al.: Algorithm optimization and hardware implementation for Merge mode in HEVC. J. Real Time Image Proc. (2018). https://doi.org/10.1007/s11554-018-0818-4
Acknowledgements
Funding was provided by Natural Science Foundation of Fujian Province (Grant No. 2018J01801).
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Shi, Lz., Yan, D., Hong, X. et al. Algorithm optimisation and hardware implementation of interprediction mode decision. J Real-Time Image Proc 18, 593–601 (2021). https://doi.org/10.1007/s11554-020-00985-w
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11554-020-00985-w