Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

Throughput-optimized implementations of QUAD

  • Regular Paper
  • Published:
Journal of Cryptographic Engineering Aims and scope Submit manuscript

Abstract

We present several software and hardware implementations of QUAD, a recently introduced stream cipher designed to be provably secure and practical to implement. The software implementations target both a personal computer and an ARM microprocessor. The hardware implementations target field-programmable gate arrays. The purpose of our work was to first find the baseline performance of QUAD implementations, then to optimize our implementations for throughput. Our software implementations perform comparably to prior work. Our hardware implementations are the first known implementations to use random coefficients, in agreement with QUAD’s security argument, and achieve much higher throughput than prior implementations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. Altera, Cyclone V Device Handbook (CV-5V2) (2012)

  2. Arditti, D., et al.: Compact FPGA implementations of QUAD. In: Proceedings of the 2nd ACM Symposium on Information, Computer and Communications Security. ACM (2007)

  3. Arditti, D., et al.: QUAD: overview and recent developments. In: Symmetric Cryptography 7021 (2007)

  4. Berbain, C., Billet, O., Gilbert, H.: Efficient implementations of multivariate quadratic systems. In: Selected Areas in Cryptography. Springer, Berlin (2007)

  5. Berbain, C., Gilbert, H., Patarin, J.: QUAD: a practical stream cipher with provable security. In: Advances in Cryptology-EUROCRYPT, 2006, pp. 109–128. Springer, Berlin (2006)

  6. Blum, L., Blum, M., Shub, M.: A simple unpredictable pseudo-random number generator. SIAM J. Comput. 15(2), 364–383 (1986)

    Article  MATH  MathSciNet  Google Scholar 

  7. Bulens, P., et al.: FPGA implementations of eSTREAM phase-2 focus candidates with hardware profile. In: State of the Art of Stream Ciphers Workshop (SASC’07), eSTREAM, ECRYPT Stream Cipher Project, Report, vol. 24 (2007)

  8. Gennaro, R.: An improved pseudo-random generator based on discrete log. In: Advances in Cryptology (CRYPTO 2000). Springer, Berlin (2000)

  9. Gierlichs, B., et al.: Susceptibility of eSTREAM candidates towards side channel analysis. In: Proceedings of SASC, pp. 123–150 (2008)

  10. International Organization for Standardization, ISO/IEC 18031:2011. Random bit generation (2011)

  11. Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Advances in Cryptology (CRYPTO’99). Springer, Berlin (1999)

  12. Kocher, P.C.: Timing attacks on implementations of Diffie–Hellman, RSA, DSS, and other systems. In: Advances in Cryptology (CRYPTO96). Springer, Berlin (1996)

  13. OpenSSL: The open source toolkit for SSL/TLS. http://www.openssl.org/ Accessed 28 Jan 2013

  14. Rogawski, M.: Hardware evaluation of estream candidates: grain, lex, mickey128, salsa20 and trivium. In: State of the Art of Stream Ciphers Workshop (SASC 2007), eSTREAM, ECRYPT Stream Cipher Project, Report, vol. 25 (2007)

  15. Rouvroy, G., et al.: Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications. In: Proceedings of International Information Technology: Coding and Computing 2004 (ITCC 2004), Conference on, vol. 2. IEEE (2004)

  16. Rouvroy, G., et al.: Design strategies and modified descriptions to optimize cipher FPGA implementations: fast and compact results for DES and triple-DES. In: Proceedings of the 2003 ACM/SIGDA eleventh International Symposium on Field Programmable Gate Arrays. ACM (2003)

  17. Storer, J.A.: An Introduction to Data Structures and Algorithms. Springer Science & Business Media, Berlin (2012)

  18. Xilinx, Virtex-4 FPGA User Guide UG070 (v2.6) (2008)

  19. Yang, B.-Y., et al.: Analysis of QUAD. In: Fast Software Encryption. Springer, Berlin (2007)

Download references

Author information

Authors and Affiliations

  1. Sandia National Laboratories, Albuquerque, NM, 87123, USA

    Jason R. Hamlet & Robert W. Brocato

Authors
  1. Jason R. Hamlet
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Robert W. Brocato
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jason R. Hamlet.

Additional information

Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy’s National Nuclear Security Administration under contract DE-AC04-94AL85000.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Hamlet, J.R., Brocato, R.W. Throughput-optimized implementations of QUAD. J Cryptogr Eng 5, 245–254 (2015). https://doi.org/10.1007/s13389-015-0109-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s13389-015-0109-y

Keywords

Search

Navigation