Abstract
As DSP (Digital Signal Processing) applications become more complex, there is also a growing need for new architectures supporting efficient high-level language compilers. We try to synthesize a new DSP processor architecture by adding several DSP processor specific features to a RISC core that has a compiler friendly structure, such as many general-purpose registers and orthogonal instructions. The synthesized digital signal processor supports single-cycle MAC (Multiply-and-ACcumulate), direct memory access, automatic address generation, and hardware looping capabilities in addition to ordinary RISC instructions. The compiler for the new architecture is quickly implemented by developing a code-converter that modifies the assembly codes that are generated by the RISC compiler. The performance effects of adding each of these as well as all the combined features are evaluated using seven DSP-kernel benchmarks, a QCELP vocoder, and an MPEG video decoder. The effects of CPU clock frequency change due to the addition of these features are also considered. Finally, we also compare the performances with several existing DSP processors, such as TMS320C3x, TMS320C54x, and TMS320C5x.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
V. Zivojnovic, "Compilers for Digital Signal Processors," DSP & Multimedia Technology, vol. 4, no. 5, 1995, pp. 27–45.
S. Liao, "Code Generation and Optimization for Embedded Digital Signal Processors," Ph.D. Thesis, Dept. of EECS, MIT, Jan. 22, 1996.
J. Kang and W. Sung, "Fixed-Point C Compiler for TMS320C50 Digital Signal Processor," in Proc. of ICASSP '97, Munich, Germany, 1997, pp. 707–710.
R. Stallman, Using and Porting GNU CC, Free Software Foundation, Inc., Boston, MA, Nov. 1995.
The SPARC Architecture Manual, Version 8, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1992.
TMS320C50 User's Guide, Houston, TX: Texas Instruments, Inc., 1993.
E.A. Lee, "Programmable DSP Architectures: Part I," IEEE ASSP Magazine, 1988, vol. 5, no. 4, pp. 4–19.
E.A. Lee, "Programmable DSP Architectures: Part II," IEEE ASSP Magazine, 1989, vol. 6, no. 1, pp. 4–14.
A.V. Aho, R. Sethi, and J.D. Ullman, Compilers—Principles; Techniques and Tools, Reading, MA: Addison-Wesley, 1986.
Digital Cellular System CDMA Analog Dual-Mode Mobile Station-Base Station Compatibility Standard, Qualcomm, Inc., March 1992.
L.A. Rowe, K. Patel, and B.C. Smith, "Performance of a Software MPEG Video Decoder," in Proc. ACM Multimedia 93, Anaheim, CA, Aug. 1993.
ISO/IEC 11172 Information Technology: Coding ofMoving Pictures and Associated Audio for Digital Storage Media at up to About 1.5 Mbit/s, ISO, 1993.
C. Loeffler, A. Ligtenberg, and G.S. Moschytz, "Practical Fast 1-D DCT Algorithms with 11 Multiplications," in Proc. ICASSP '89, Glasgow, Scotland, May 1989, pp. 988–991.
W.H. Chen, C.H. Smith, and S.C. Fralick, "A Fast Computational Algorithm for the Discrete Cosine Transform," IEEE Transactions on Communication, vol. COM-25, 1977, pp. 1004–1009.
P. Hsu, Introduction to Shadow, Sun Microsystems, Inc., July 1989.
J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, San Mateo, CA: Morgan Kaufmann Publishers, Inc., 1990.
MDL110 0.25 1m 2.5 V CMOS Standard Cell Library for Pure Logic/MDL Products Data Book, Samsung Electronics Co., Ltd., 1999.
TMS320C54x Reference Set Volume 1, Houston, TX: Texas Instruments Inc., 1996.
TMS320C3x User's Guide, Houston, TX: Texas Instruments Inc., 1994.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Kang, J., Lee, J. & Sung, W. A Compiler-Friendly RISC-Based Digital Signal Processor Synthesis and Performance Evaluation. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 27, 297–312 (2001). https://doi.org/10.1023/A:1008155718930
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008155718930