Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
SpringerLink
Log in

Mapping a Single Assignment Programming Language to Reconfigurable Systems

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

This paper presents the high level, machine independent, algorithmic, single-assignment programming language SA-C and its optimizing compiler targeting reconfigurable systems. SA-C is intended for Image Processing applications. Language features are introduced and discussed. The intermediate forms DDCF, DFG and AHA, used in the optimization and code-generation phases, are described. Conventional and reconfigurable system specific optimizations are introduced. The code generation process is described. The performance for these systems is analyzed, using a range of applications from simple Image Processing Library functions to more comprehensive applications, such as the ARAGTAP target acquisition prescreener.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Agarwal, S. Amarasinghe, R. Barua, M. Frank, W. Lee, V. Sarkar, M. Srikrishna, and D. Taylor. The RAW compiler project. In Proceedings of the Second SUIF Compiler Workshop, 1997.

  2. Annapolis Micro Systems. STARFIRE Reference Manual. Annapolis Micro Systems, Inc., Annapolis, MD, 1999. Available at www.annapmicro.com.

    Google Scholar 

  3. P. M. Athanas and A. L. Abbott. Processing images in real time on a custom computing platform. In R. W. Hartenstein and M. Z. Servit, eds., Field-Programming Logic Architecture, Synthesis, and Applications, pp. 156-167. Springer-Verlag, Berlin, 1994.

    Google Scholar 

  4. P. Banerjee, N. Shenoy, A. Choudary, S. Hauck, and M. Halder. A MATLAB compiler for distributed heterogeneous, reconfigurable computing systems. In The 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.

  5. P. Banerjee, N. Shenoy, A. Choudhary, S. Hauck, C. Bachmann, N. Chang, M. Haldar, P. Joisha, A. Jones, A. Kanhare, A. Nayak, S. Periyacheri, and M. Walkden. MATCH: A MATLAB compiler for configurable computing systems. Technical report CPDC-TR-9908-013. Center for Parallel and distributed Computing, Northwestern University, 1999.

  6. A. Benedetti and P. Perona. Real-times 2-D feature detection on a recon gurable computer. In IEEE Conference on Computer Vision and Pattern Recognition, Santa Barbara, CA, 1998.

  7. D. Benitez and J. Cabrera. Reactive computer vision system with reconfigurable architecture. In International Conference on Vision Systems, Las Palmas de Gran Canaria, Spain, 1999.

    Google Scholar 

  8. D. Buell, J. Arnold, and W. Kleinfelder. Splash 2: FPGAs in a Custom Computing Machine. IEEE CS Press, Los Alamitos, CA, 1996.

    Google Scholar 

  9. J. Eldredge and B. Hutchings. RRANN: A hardware implementation of the backpropagation algorithm using recon gurable FPGAs. In IEEE International Conference on Neural Networks, Orlando, FL, 1994.

  10. M. Gokhale, J. M. Strone, J. Arnold, and M. Kalinowski. Stream oriented FPGA computing in streams-C. In The 8th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.

  11. S. C. Goldstein and M. Budiu. The DIL Language and Compiler Manual. Carnegie Mellon University. Available at www.ece.cmu.edu/research/piperench/dil.ps.

  12. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. PipeRench: A coprocessor for streaming multimedia acceleration. In Proceedings of the International Symposium on Computer Architecture (ISCA '99), 1999. Available at www.cs.cmu.edu/∼mihaib/research/isca99.ps.gz.

  13. M. Hall, P. Diniz, K. Bondalapati, H. Ziegler, P. Duncan, R. Jain, and J. Granacki. DEFACTO: A design environment for adaptive computing technology. In Proceedings of the 6th Recon gurable Architectures Workshop (RAW '99), Springer-Verlag, Berlin, 1999.

    Google Scholar 

  14. J. Hammes and W. Böhm. The SA-C language—version 1.0. 1999. Available at www.cs.colostate.edu/cameron.

  15. J. Hammes, R. Rinker, W. Böohm, and W. Najjar. Cameron: High level language compilation for reconfigurable systems. In PACT '99, 1999.

  16. R. Hartenstein, J. Becker, R. Kress, H. Reinig, and K. Schmidt. A reconfigurable machine for applications in image and video compression. In Conference on Compression Technologies and Standards for Image and Video Compression, Amsterdam, Holland, 1995.

  17. D. Hoang. Searching genetic databases on Splash 2. In IEEE Workshop on FPGAs for Custom Computing Machines, pp. 185-192. CS Press, Los Alamitos, CA, 1993.

    Google Scholar 

  18. IMEC. Ocapi overview, 2000.

  19. K. Konstantinides and J. Rasure. The Khoros software development environment for image and signal processing. IEEE Transactions on Image Processing, 3: 243-252, 1994.

    Google Scholar 

  20. S. Kumar. A benchmark suite for evaluating con gurable computing systems-status, reflections, and future directions. In FPGA2000 Eighth International Symposium on FPGAs, Feb. 10–12. Monterey, CA, 2000.

  21. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood. Hardware-software co-design of embedded recon gurable architectures. In Proceedings of the 37th Design Automation Conference, 1999.

  22. G. Lu, H. Singh, M. Lee, N. Bagherzadeh, and F. Kurhadi. The morphosis parallel reconfigurable system. In Proceedings of EuroPar 99, 1999.

  23. S. Natarajan, B. Levine, C. Tan, D. Newport, and D. Bouldin. Automatic mapping of Khoros-based applications to adaptive computing systems. Technical report, University of Tennessee, 1999.

  24. Oxford Hardware Compiler Group. The Handel language. Technical report, Oxford University, 1997.

  25. S. Periyayacheri, A. Nayak, A. Jones, N. Shenoy, A. Choudhary, and P. Banerjee. Library functions in recon gurable hardware for matrix and signal processing operations in MATLAB. In Proceedings of the 11th IASTED Parallel and Distributed Computing and Systems Conference (PDCS '99), 1999.

  26. D. Perry. VHDL. McGraw-Hill, New York, 1993.

    Google Scholar 

  27. J. M. S. Prewitt. Object enhancement and extraction. In B. S. Lipkin and A. Rosenfeld, eds., Picture Processing and Psychopictorics. Academic Press, New York, 1970.

    Google Scholar 

  28. D. V. Pryor, M. R. Thistle, and N. Shirazi. Text searching on Splash 2. In IEEE Workshop on FPGAs for Custom Computing Machines, pp. 172-178. CS Press, Los Alamitos, CA, 1993.

    Google Scholar 

  29. S. Raney, A. Nowicki, J. Record, and M. Justice. ARAGTAP ATR system overview. In Theater Missile Defense 1993 National Fire Control Symposium. Boulder, CO, 1993.

  30. N. K. Ratha, D. T. Jain, and D. T. Rover. Convolution on Splash 2. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 204-213. CS Press, Loa Alamitos, CA, 1995.

    Google Scholar 

  31. N. K. Ratha, D. T. Jain, and D. T. Rover. Fingerprint matching on Splash 2. In Splash 2: FPGAs in a Custom Computing Machine, pp. 117-140. IEEE CS Press, 1996.

  32. B. Schott, S. Crago, C. C., J. Czarnaski, M. French, I. Hom, T. Tho, and T. Valenti. Recongurable architectures for systems level applications of adaptive computing, 1997. Available at http://www.east.isi.edu/SLAAC/.

  33. SystemC. SystemC Homepage. 2000.

  34. E. Trucco and A. Verri. Introductory Techniques for 3-D Computer Vision. Prentice Hall, Englewood Cliffs, NJ, 1998.

    Google Scholar 

  35. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it all to software: RAW machines. Computer, 1997.

  36. M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, Reading, MA, 1996.

    Google Scholar 

  37. J. Woodfill and B. V. Herzen. Real-time stereo vision on the PARTS recongurable computer. In IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, CA, 1997.

  38. Xilinx Incorporated. The Programmable Logic Databook. Xilinx, Inc., San Jose, CA, 1998. Available at www.xilinx.com.

    Google Scholar 

  39. Xilinx Incorporated. Virtex 2.5V Field Programmable Gate Arrays: Preliminary Product Description. Xilinx, Inc., San Jose, CA, 1999. Available at www.xilinx.com.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Colorado State University, USA

    W. Böhm, J. Hammes, B. Draper, M. Chawathe, C. Ross & R. Rinker

  2. University of California Riverside, USA

    W. Najjar

Authors
  1. W. Böhm
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. J. Hammes
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. B. Draper
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. M. Chawathe
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. C. Ross
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. R. Rinker
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. W. Najjar
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Böhm, W., Hammes, J., Draper, B. et al. Mapping a Single Assignment Programming Language to Reconfigurable Systems. The Journal of Supercomputing 21, 117–130 (2002). https://doi.org/10.1023/A:1013623303037

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1013623303037

Search

Navigation