Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

Context Switching in a Run-Time Reconfigurable System

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

A distinguishing feature of reconfigurable computing over rapid prototyping is its ability to configure the computational fabric on-line while an application is running. Conventional reconfigurable computing platforms utilize commodity FPGAs, which typically have relatively long configuration times. Shrinking the configuration time down to the nanosecond region opens possibilities for rapid context switching and virtualizing the computational resources. An experimental context-switching FPGA, called the CSRC, has been created by BAE Systems, and gives researchers the opportunity to explore context-switching applications. This paper presents results obtained from constructing both control-driven and data-driven context switching applications on the CSRC device, along with unique properties of the run-time and compile-time environment.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Xilinx Inc. The Programmable Logic Data Book, San Jose, CA, 1999.

  2. Xilinx, Inc. XC6200 Advance product information, 1996.

  3. G. Brebner. A virtual hardware operating system for the Xilinx XC6200. In Proceedings of 6th International Workshop on Field Programmable Logic and Applications, pp. 327–336. Springer, 1996.

  4. X.-P. Ling and H. Amano. WASMII: A data driven computer on a virtual hardware. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, April 1993.

  5. Y. Shibata, M. Uno, H. Amano, K. Furuta, T. Fujii, and M. Motomura. A virtual hardware system on a dynamically reconfigurable logic device. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, April 2000.

  6. A. DeHon. DPGA utilization and application. In MIT Artificial Intelligence Laboratory, Transit Note 129, September 1995.

  7. A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pp. 31–39, 1994.

  8. Xilinx. Time multiplexed programmable logic device. Patent no. 5646545, July 1997.

  9. Xilinx. Configuration modes for a time multiplexed programmable logic device. Patent no. 5600263, February 1997.

  10. S. Trimberger, D. Carberry, A. Johnson, and J. Wong. A time-multiplexed FPGA. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, April 1997.

  11. Chameleon Systems, Inc. CS2000 reconfigurable processor. CS2000 Advance product information, 2000.

  12. S. M. Scalera and J. R. Vázquez. The design and implementation of a context switching FPGA. In Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998.

  13. D. I. Lehn. Application framework for a context switching runtime reconfigurable system. M.S. thesis, Virginia Polytechnic Institute and State University, Blacksburg, Virginia USA, April 2002.

    Google Scholar 

  14. M. Jones, L. Scharf, J. Scott, C. Twaddle, M. Yaconis, K. Yao, P. Athanas, and B. Schott. Implementing an API for distributed adaptive computing systems. In Proceedings of the IEEE International Conference on Communications, pp. 222–230, April 1999.

  15. R. D. Hudson. Architecture-Independent Design for Run-Time Reconfigurable Custom Computing Machines, Ph.D. thesis, Virginia Polytechnic Institute and State University, Blacksburg, Virginia USA, August 2000.

    Google Scholar 

  16. R. D. Hudson, D. I. Lehn, and P. M. Athanas. A run-time reconfigurable engine for image interpolation. In Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 88–95, April 1998.

  17. N. Vaswani and R. Chellappa. Best view selection and compression of moving objects in IR sequences. In Proceedings of International Conference on Acoustics, Speech, and Signal Processing Proceedings, Salt Lake City, Utah, 2001.

  18. Deutsches Museum. Enigma encryption machine. http://www.deutsches-museumbonn.de/ausstellungen/meisterwerke/2_3enigma/ enigma_e.html.

  19. M. Bolotski, A. DeHon, and T. Knight. Unifying FPGAs and SIMD Arrays. In Proceedings of the 1994 IEEE Workshop on Field Programmable Gate Arrays, IEEE Computer Society Press, Napa California, February 1994.

Download references

Author information

Authors and Affiliations

  1. Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, 24061-0111

    Kiran Puttegowda, David I. Lehn, Jae H. Park, Peter Athanas & Mark Jones

Authors
  1. Kiran Puttegowda
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. David I. Lehn
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Jae H. Park
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Peter Athanas
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Mark Jones
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Puttegowda, K., Lehn, D.I., Park, J.H. et al. Context Switching in a Run-Time Reconfigurable System. The Journal of Supercomputing 26, 239–257 (2003). https://doi.org/10.1023/A:1025694914489

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1025694914489

Search

Navigation