|
For Full-Text PDF, please login, if you are a member of IEICE,
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
|
Hardware n Choose k Counters with Applications to the Partial Exhaustive Search
Koji NAKANO Youhei YAMAGISHI
Publication
IEICE TRANSACTIONS on Information and Systems
Vol.E88-D
No.7
pp.1350-1359 Publication Date: 2005/07/01 Online ISSN:
DOI: 10.1093/ietisy/e88-d.7.1350 Print ISSN: 0916-8532 Type of Manuscript: Special Section PAPER (Special Section on Recent Advances in Circuits and Systems--Part 1) Category: Programmable Logic, VLSI, CAD and Layout Keyword: FPGA-based computing, instance-specific solutions, digital halftoning,
Full Text: PDF(880.2KB)>>
Summary:
The main contribution of this work is to present several hardware implementations of an "n choose k" counter (C(n,k) counter for short), which lists all n-bit numbers with (n-k) 0's and k 1's, and to show their applications. We first present concepts of C(n,k) counters and their efficient implementations on an FPGA. We then go on to evaluate their performance in terms of the number of used slices and the clock frequency for the Xilinx VirtexII family FPGA XC2V3000-4. As one of the real life applications, we use a C(n,k) counter to accelerate a digital halftoning method that generates a binary image reproducing an original gray-scale image. This method repeatedly replaces an image pattern in small square regions of a binary image by the best one. By the partial exhaustive search using a C(n,k) counter we succeeded in accelerating the task of finding the best image pattern and achieved a speedup factor of more than 2.5 over the simple exhaustive search.
|
open access publishing via
|
|
|
|
|
|
|
|