Validation of the porous-medium approach to model interlayer-cooled 3D-chip stacks | IEEE Conference Publication | IEEE Xplore
  Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]