7.5 Gb/s monolithically integrated clock recovery circuit using PLL and 0.3-/spl mu/m gate length quantum well HEMT's | IEEE Journals & Magazine | IEEE Xplore
Location via proxy:
[ UP ]
[Report a bug]
[Manage cookies]
No cookies
No scripts
No ads
No referrer
Show this form