A monolithic 156 Mb/s clock and data recovery PLL circuit using the sample-and-hold technique

A monolithic 156 Mb/s clock and data recovery PLL circuit using the sample-and-hold technique | IEEE Journals & Magazine | IEEE Xplore