A low-jitter 125-1250-MHz process-independent and ripple-poleless 0.18-/spl mu/m CMOS PLL based on a sample-reset loop filter | IEEE Journals & Magazine | IEEE Xplore
Location via proxy:
[ UP ]
[Report a bug]
[Manage cookies]
No cookies
No scripts
No ads
No referrer
Show this form