A power-efficient FPGA accelerator: Systolic array with cache-coherent interface for pair-HMM algorithm | IEEE Conference Publication | IEEE Xplore
Location via proxy:
[ UP ]
[Report a bug]
[Manage cookies]
No cookies
No scripts
No ads
No referrer
Show this form