Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS | IEEE Journals & Magazine | IEEE Xplore
Location via proxy:
[ UP ]
[Report a bug]
[Manage cookies]
No cookies
No scripts
No ads
No referrer
Show this form