A 0.039 mm- Inverter-Based 1.82 mW 68.6-dB-SNDR 10 MHz-BW CT---ADC in 65 nm CMOS Using Power- and Area-Efficient Design Techniques | IEEE Journals & Magazine | IEEE Xplore
  Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]