A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 <formula formulatype="inline"><tex Notation="TeX">$\mu$</tex></formula>m CMOS

A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 -m CMOS | IEEE Journals & Magazine | IEEE Xplore