A 23mW face recognition accelerator in 40nm CMOS with mostly-read 5T memory | IEEE Conference Publication | IEEE Xplore
Location via proxy:
[ UP ]
[Report a bug]
[Manage cookies]
No cookies
No scripts
No ads
No referrer
Show this form