Article

New evolutionary techniques for test-program generation for complex microprocessor cores

Authors:

M. ViolanteAuthors Info & Claims

GECCO '05: Proceedings of the 7th annual conference on Genetic and evolutionary computation

Pages 2193 - 2194

https://doi.org/10.1145/1068009.1068370

Published: 25 June 2005 Publication History

Get Access

Abstract

Checking if microprocessor cores are fully functional at the end of the productive process has become a major issue. Traditional functional approaches are not sufficient when considering modern designs. This paper describes new improvements for an existing evolutionary algorithm, called µGP, able to generate Turing-complete programs; these are exploited, along with hardware acceleration techniques, to add content to a qualifying test campaign by automatically generating assembly programs. The approach is suitable for medium-sized processor cores. The experimental evaluation performed on a SPARCv8 clearly shows the potentiality of the approach, and the effectiveness of the enhancements to the evolutionary core.

References

[1]

International Technology Roadmap for Semiconductors, 2003 edition

Google Scholar

[2]

K. Batcher, C. Papachristou, "Instruction Randomization Self Test For Processor Cores", IEEE VLSI Test Symposium, 1999, pp. 34--40

Digital Library

Google Scholar

[3]

L. Chen, S. Dey, "DEFUSE: A Deterministic Functional Self-Test Methodology for Processors", IEEE VLSI Test Symposium, 2000, pp. 255--262

Digital Library

Google Scholar

[4]

P. Parvathala, K. Maneparambil, W. Lindsay, "FRITS - a Microprocessor Functional Bist Method", International Test Conference, 2002, pp. 590--598

Digital Library

Google Scholar

[5]

F. Corno, G. Cumani, M. Sonza Reorda, G. Squillero, "Fully Automatic Test Program Generation for Microprocessor Cores", IEEE Design, Automation and Test in Europe, 2003, pp. 1006--1011

Digital Library

Google Scholar

[6]

G. Squillero, "MicroGP - An Evolutionary Assembly Program Generator", to appear on: Genetic Programming and Evolvable Machines, 2005

Digital Library

Google Scholar

[7]

Jin-Hua Hong, Shih-Arn Hwang, Cheng-Wen Wu, "An FPGA-based hardware emulator for fast fault emulation", IEEE 39th Midwest Symposium on, Volume: 1, 18-21 Aug. 1996, pp. 345--348 val.1

Google Scholar

[8]

SPARC International, The SPARC Architecture Manual

Digital Library

Google Scholar

[9]

N. Kranitis, G. Xenoulis, A. Paschalis, D. Gizopoulos, Y. Zorian, "Application and Analysis of RT-Level Software-Based Self-Testing for Embedded Processor Cores", International Test Conference, 2003, pp. 431--440

Digital Library

Google Scholar

Cited By

View all

Schwachhofer DAngione FBecker SWagner SSauer MBernardi PPolian I(2024)Optimizing System-Level Test Program Generation via Genetic Programming2024 IEEE European Test Symposium (ETS)10.1109/ETS61313.2024.10567817(1-4)Online publication date: 20-May-2024
https://doi.org/10.1109/ETS61313.2024.10567817
Polian IAnders JBecker SBernardi PChakrabarty KElHamawy NSauer MSingh AReorda MWagner S(2020)Exploring the Mysteries of System-Level Test2020 IEEE 29th Asian Test Symposium (ATS)10.1109/ATS49688.2020.9301557(1-6)Online publication date: 23-Nov-2020
https://doi.org/10.1109/ATS49688.2020.9301557
Beg AHasnain S(2009)A framework for finding minimal test vectors for stuck-at-faults2009 International Conference on Information and Communication Technologies10.1109/ICICT.2009.5267180(259-262)Online publication date: Aug-2009
https://doi.org/10.1109/ICICT.2009.5267180
Show More Cited By

Index Terms

New evolutionary techniques for test-program generation for complex microprocessor cores
1. Software and its engineering
  1. Software creation and management
    1. Software development techniques

Recommendations

Code Generation for Functional Validation of Pipelined Microprocessors

Functional validation of pipelined microprocessors is a challenging task, as the behavior of a pipeline is determined by a sequence of instructions and by the interaction between their operands. This paper describes an approach to automatic test-program ...
Functional verification of the superscalar SH-4 microprocessor
COMPCON '97: Proceedings of the 42nd IEEE International Computer Conference

Functional verification of modern complex processors is a formidable and time consuming task. In spite of substantial manual effort, it is extremely difficult to systematically cover the corner cases of the control logic design, within a short processor ...
Automatic generation of test sets for SBST of microprocessor IP cores
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design

Higher integration densities, smaller feature lengths, and other technology advances, as well as architectural evolution, have made microprocessor cores exceptionally complex. Currently, Software-Based Self-Test (SBST) is becoming an attractive test ...

Comments

Information & Contributors

Information

Published In

GECCO '05: Proceedings of the 7th annual conference on Genetic and evolutionary computation

June 2005

2272 pages

ISBN:1595930108

DOI:10.1145/1068009

Editor:
Hans-Georg Beyer
Vorarlberg University of Applied Sciences, Austria
,
General Chair:
Una-May O'Reilly
CSAIL, MIT

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 June 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

GECCO05

Sponsor:

GECCO05: Genetic and Evolutionary Computation Conference

June 25 - 29, 2005

Washington DC, USA

Acceptance Rates

Overall Acceptance Rate 1,669 of 4,410 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
177
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Schwachhofer DAngione FBecker SWagner SSauer MBernardi PPolian I(2024)Optimizing System-Level Test Program Generation via Genetic Programming2024 IEEE European Test Symposium (ETS)10.1109/ETS61313.2024.10567817(1-4)Online publication date: 20-May-2024
https://doi.org/10.1109/ETS61313.2024.10567817
Polian IAnders JBecker SBernardi PChakrabarty KElHamawy NSauer MSingh AReorda MWagner S(2020)Exploring the Mysteries of System-Level Test2020 IEEE 29th Asian Test Symposium (ATS)10.1109/ATS49688.2020.9301557(1-6)Online publication date: 23-Nov-2020
https://doi.org/10.1109/ATS49688.2020.9301557
Beg AHasnain S(2009)A framework for finding minimal test vectors for stuck-at-faults2009 International Conference on Information and Communication Technologies10.1109/ICICT.2009.5267180(259-262)Online publication date: Aug-2009
https://doi.org/10.1109/ICICT.2009.5267180
Schillaci MSánchez E(2006)A brief survey of μGPACM SIGEVOlution10.1145/1147192.11471951:2(17-21)Online publication date: 1-Jun-2006
https://dl.acm.org/doi/10.1145/1147192.1147195
Sanchez ESchillaci MSquillero G(2006)Evolving Warriors for the Nano Core2006 IEEE Symposium on Computational Intelligence and Games10.1109/CIG.2006.311712(272-278)Online publication date: May-2006
https://doi.org/10.1109/CIG.2006.311712
Bernardi PSanchez ESchillaci MSquillero GReorda M(2006)An Evolutionary Methodology to Enhance Processor Software-Based Diagnosis2006 IEEE International Conference on Evolutionary Computation10.1109/CEC.2006.1688401(859-864)Online publication date: 2006
https://doi.org/10.1109/CEC.2006.1688401

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Code Generation for Functional Validation of Pipelined Microprocessors

Functional verification of the superscalar SH-4 microprocessor

Automatic generation of test sets for SBST of microprocessor IP cores