EBERT, DAVID $.AND MUSGRAVE, F. K., PEACHEY, D., PERLIN, K., AND STEVEN, W. Texturing and Modeling: A Procedural Approach. AP Professional, Boston, 1994.

Digital Library

Google Scholar

[7]

FOLEY, J. D., HUGHES, J., VAN DAM, FEINER, AND HUGHS. Computer Graphics: Principles and Practice, second ed. Addison-Wesley, Reading, Mass, 1990.

Digital Library

Google Scholar

[8]

GALLOWAY, D. 2-D Texture Mapping on TM-2. Tech. rep., University of Toronto, 1996.

Google Scholar

[9]

GLEICK, J. Chaos: Making a New Science. Penguin Books, New York, 1987.

Digital Library

Google Scholar

[10]

KATZ, R. H. Contemporary Logic Design. Addison- Wesley Pub Co, 1990.

Digital Library

Google Scholar

[11]

LEWIS, D. M., GALLOWAY, D. R., iERSSEL, M. v., ROSE, J., AND CHOW, P. The Transmogrifier-2: A 1 Million Gate Rapid Prototyping System. Transactions on VLSI (1997).

Digital Library

Google Scholar

[12]

PEACHEY, D. Solid Texturing of Complex Surfaces. Computer Graphics (SIGGRAPH '85 Proceedi.g~) (19s5), 279-2s6.

Digital Library

Google Scholar

[13]

PERLIN, K. An Image Synthesizer. Computer Graphics (SIGGRAPH '85 Proceedings) 19 (July 1985), 287-296.

Digital Library

Google Scholar

[14]

RAJAMANI, S., AND VISWANATH, P. V. Accelerating the RISC processor using Programmable Logic. Tech. rep., University of Berkely, 1992.

Google Scholar

[15]

RAU, B. R. Pseudo-Randomly Interleaved Memory. ACM (1991).

Digital Library

Google Scholar

[16]

i~ZDAN, R. PRISC: Programmable Reduced Instruction Set Computers. PhD thesis, Harvard University, May 1994.

Google Scholar

[17]

WATANABE, Y., WONG, H., KIRIHATA, T., KATO, D., DEBROSSE, J. K., HARA, T., YOSHIDA, M., MUKAI, H., QUADEa, K. N., NAGAI, T., POECHMUELLER, P., PF~,FFERL, P., WORDEMAN, M. R., AND FUJII, S. A 286mm2 256Mb DRAM with x 32 Both-Ends DQ. IEEE Journal of Solid-State Circuits 31 (April 1996).

Google Scholar

[18]

WITTING, R. D. OneChip: an FPGA Processor with Reconfigurable Logic. Master's thesis, University of Toronto, 1995.

Google Scholar

Cited By

View all

Zhan WYang ZXu HXue SLin JGuan X(2024)Exploring the potential of StyleGAN for modeling high-quality and diverse digital wood textures: Towards advancements in the wood industryIndustrial Crops and Products10.1016/j.indcrop.2023.117880209(117880)Online publication date: Mar-2024
https://doi.org/10.1016/j.indcrop.2023.117880
Kumar BKharwar SSingh SMohammed MDauwed M(2022)Design and FPGA Implementation of Matrix Multiplier Using DEMUX-RCA-Based Vedic MultiplierProceedings of the 2nd International Conference on Emerging Technologies and Intelligent Systems10.1007/978-3-031-20429-6_21(216-224)Online publication date: 13-Dec-2022
https://doi.org/10.1007/978-3-031-20429-6_21
Kaur A(2018)A Survey on FPGA Implementations in Embedded Augmented Reality Applications2018 6th Edition of International Conference on Wireless Networks & Embedded Systems (WECON)10.1109/WECON.2018.8782056(23-26)Online publication date: Nov-2018
https://doi.org/10.1109/WECON.2018.8782056
Show More Cited By

Index Terms

Procedural texture mapping on FPGAs
1. Computing methodologies
  1. Artificial intelligence
    1. Computer vision
      1. Computer vision representations
        Appearance and texture representations
      2. Image and video acquisition
        3D imaging
  2. Computer graphics
2. Hardware
  1. Robustness
  2. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

A novel framework for inverse procedural texture modeling

Procedural textures are powerful tools that have been used in graphics for decades. In contrast to the alternative exemplar-based texture synthesis techniques, procedural textures provide user control and fast texture generation with low-storage cost ...
Image-based procedural texture matching and transformation
Procedural texture particles
I3D '10: Proceedings of the 2010 ACM SIGGRAPH symposium on Interactive 3D Graphics and Games

We introduce procedural texture particles, a new texture model at mid-way between procedural textures and example-based texture synthesis. As for example-based texture synthesis, we use an input example to produce similar looking textures. But instead ...

Comments

Information & Contributors

Information

Published In

FPGA '99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays

February 1999

257 pages

ISBN:1581130880

DOI:10.1145/296399

Chairmen:
Sinan Kaptanoglu
Actel Corporation
,
Steve Trimberger
Xilinx

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 February 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

FPGA99

Sponsor:

SIGDA

FPGA99: ACM/SIGDA Symposium on Field Programmable Gate Arrays

February 21 - 23, 1999

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
819
Total Downloads

Downloads (Last 12 months)59
Downloads (Last 6 weeks)18

Reflects downloads up to 22 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Zhan WYang ZXu HXue SLin JGuan X(2024)Exploring the potential of StyleGAN for modeling high-quality and diverse digital wood textures: Towards advancements in the wood industryIndustrial Crops and Products10.1016/j.indcrop.2023.117880209(117880)Online publication date: Mar-2024
https://doi.org/10.1016/j.indcrop.2023.117880
Kumar BKharwar SSingh SMohammed MDauwed M(2022)Design and FPGA Implementation of Matrix Multiplier Using DEMUX-RCA-Based Vedic MultiplierProceedings of the 2nd International Conference on Emerging Technologies and Intelligent Systems10.1007/978-3-031-20429-6_21(216-224)Online publication date: 13-Dec-2022
https://doi.org/10.1007/978-3-031-20429-6_21
Kaur A(2018)A Survey on FPGA Implementations in Embedded Augmented Reality Applications2018 6th Edition of International Conference on Wireless Networks & Embedded Systems (WECON)10.1109/WECON.2018.8782056(23-26)Online publication date: Nov-2018
https://doi.org/10.1109/WECON.2018.8782056
Li XLiu BWu ESun H(2006)Double projective cylindrical texture mapping on FPGAProceedings of the 2006 ACM international conference on Virtual reality continuum and its applications10.1145/1128923.1128938(91-97)Online publication date: 14-Jun-2006
https://dl.acm.org/doi/10.1145/1128923.1128938
Lopez-Estrada SCumplido R(2006)Decision Tree Based FPGA-Architecture for Texture Sea State Classification2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006)10.1109/RECONF.2006.307770(1-7)Online publication date: Sep-2006
https://doi.org/10.1109/RECONF.2006.307770
Bensaali FAmira A(2006)Field programmable gate array based parallel matrix multiplier for 3D affine transformationsIEE Proceedings - Vision, Image, and Signal Processing10.1049/ip-vis:20045076153:6(739)Online publication date: 2006
https://doi.org/10.1049/ip-vis:20045076
Xiaoying Li Enhua Wu (2005)Dynamic noise texture generation on fpgasProceedings. 2005 International Conference on Communications, Circuits and Systems, 2005.10.1109/ICCCAS.2005.1495348(1313-1317)Online publication date: 2005
https://doi.org/10.1109/ICCCAS.2005.1495348
Ogrenci Memik SKatsaggelos ASarrafzadeh M(2003)Analysis and FPGA Implementation of Image Restoration under Resource ConstraintsIEEE Transactions on Computers10.1109/TC.2003.118395252:3(390-399)Online publication date: 1-Mar-2003
https://dl.acm.org/doi/10.1109/TC.2003.1183952
Bensaali FAmira AUzun IAhmedsaid A(2003)An FPGA implementation of 3D affine transformations10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 200310.1109/ICECS.2003.1301885(715-718)Online publication date: 2003
https://doi.org/10.1109/ICECS.2003.1301885
Bensaali FAmira ABouridane A(2003)An FPGA based coprocessor for 3D affine transformationsProceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)10.1109/FPT.2003.1275759(288-291)Online publication date: 2003
https://doi.org/10.1109/FPT.2003.1275759
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

A novel framework for inverse procedural texture modeling

Image-based procedural texture matching and transformation

Procedural texture particles