Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/3303084acmconferencesBook PagePublication PagesppoppConference Proceedingsconference-collections
PMAM'19: Proceedings of the 10th International Workshop on Programming Models and Applications for Multicores and Manycores
ACM2019 Proceeding
  • Editors:
  • Quan Chen,
  • Zhiyi Huang,
  • Min Si
Publisher:
  • Association for Computing Machinery
  • New York
  • NY
  • United States
Conference:
PPoPP '19: 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming Washington DC USA 17 February 2019
ISBN:
978-1-4503-6290-0
Published:
17 February 2019
Sponsors:
Recommend ACM DL
ALREADY A SUBSCRIBER?SIGN IN

Reflects downloads up to 31 Jan 2025Bibliometrics
Abstract

No abstract available.

Skip Table Of Content Section
research-article
Open Access
LiTM: A Lightweight Deterministic Software Transactional Memory System

Deterministic software transactional memory (STM) is a useful programming model for writing parallel codes, as it improves programmability (by supporting transactions) and debuggability (by supporting determinism). This paper presents LiTM, a new ...

research-article
Public Access
Don't Forget About Synchronization!: A Case Study of K-Means on GPU

Heterogeneous devices are becoming necessary components of high performance computing infrastructures, and the graphics processing unit (GPU) plays an important role in this landscape. Given a problem, the established approach for exploiting the GPU is ...

research-article
Gecko: Hierarchical Distributed View of Heterogeneous Shared Memory Architectures

The November 2018 TOP500 report shows that 86 systems in the list are heterogeneous systems configured with accelerators and co-processors, of which 60 use NVIDIA GPUs, 21 use Intel Xeon Phi cards, one uses AMD FirePro GPUs, one uses PEZY technology, ...

research-article
Brie: A Specialized Trie for Concurrent Datalog

Modern Datalog engines are employed in industrial applications such as graph databases, networks, and static program analysis. To cope with the vast amount of data in these applications, Datalog engines must employ specialized parallel data structures. ...

research-article
Public Access
Wait-free Dynamic Transactions for Linked Data Structures

Transactional data structures support threads executing a sequence of operations atomically. Dynamic transactions allow operands to be generated on the fly and allows threads to execute code in between the operations of a transaction, in contrast to ...

research-article
Open Access
Deciphering Predictive Schedulers for Heterogeneous-ISA Multicore Architectures

Heterogeneous architectures have become increasingly common. From co-packaging small and large cores, to GPUs alongside CPUs, to general-purpose heterogeneous-ISA architectures with cores implementing different ISAs. As diversity of execution cores ...

research-article
Public Access
Formal Verification through Combinatorial Topology: the CAS-Extended Model

Wait-freedom guarantees that all processes complete their operations in a finite number of steps regardless of the delay of any process. Combinatorial topology has been proposed in the literature as a formal verification technique to prove the wait-free ...

research-article
Process Barrier for Predictable and Repeatable Concurrent Execution

We study on how to design, debug and verify and validate (V&V) safety-critical control software running on shared-memory many-core platforms. Managing concurrency in a verifiable way is a certification requirement. The presented process barrier is a ...

research-article
Public Access
libMPNode: An OpenMP Runtime For Parallel Processing Across Incoherent Domains

In this work we describe libMPNode, an OpenMP runtime designed for efficient multithreaded execution across systems composed of multiple non-cache-coherent domains. Rather than requiring extensive compiler-level transformations or building new ...

research-article
Task-DAG Support in Single-Source PHAST Library: Enabling Flexible Assignment of Tasks to CPUs and GPUs in Heterogeneous Architectures

Nowadays, the majority of desktop, mobile, and embedded devices in the consumer and industrial markets are heterogeneous, as they contain at least multi-core CPU and GPU resources in the same system. However, exploiting the performance and energy-...

Contributors
  • Shanghai Jiao Tong University
  • University of Otago
  • Meta
Index terms have been assigned to the content through auto-classification.

Recommendations

Acceptance Rates

PMAM'19 Paper Acceptance Rate 10 of 17 submissions, 59%;
Overall Acceptance Rate 53 of 97 submissions, 55%
YearSubmittedAcceptedRate
PMAM '2015853%
PMAM'19171059%
PMAM'1817953%
PMAM'1714750%
PMAM '15341956%
Overall975355%