Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/337292.337301acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

CYCLONE: automated design and layout of RF LC-oscillators

Published: 01 June 2000 Publication History

Abstract

This paper presents an automated, layout-aware RF LC-oscillator design tool, called CYCLONE that delivers an accurate and optimal LC-oscillator design, from specification to layout. The tool combines the accuracy of device-level simulation and finite element analysis with the optimisation power of simulated annealing algorithms and is verified with experimental results.

References

[1]
B. Razavi,"A 1.8GHz CMOS Voltage Controlled Oscillator", ISSCC Digest of Technical Papers, Feb. 1997, pp.388-389.
[2]
J. Craninckx and M. Steyaert, "A fully integrated spiral-LC CMOS VCO set with prescaler for GSM and DCS-1800 systems", Proc. CICC, pp.403-406, May 1997.
[3]
A. Rofourgan, J. Rael, M. Rofourgan and A. Abidi, "A 900- MHz CMOS LC-oscillator with quadrature outputs", ISSCC Digest of Technical Papers, pp. 392-393, February 1996
[4]
J. Lee, A. Kral, A. Abidi et al., "Design of Spiral Inductors on Silicon Substrates with a Fast Simulator", Proc. ESSCIRC, pp.328-331, September 1998.
[5]
M. Del Mar Hershenson, S. Mohan, S. Boyd, T. Lee, "Optimisation of Inductor Circuits via Geometric Programming", Proc. DAC, pp.994-998, June 1999.
[6]
S. Mohan, M. Del Mar Hershenson, S. Boyd, T. Lee, "Simple accurate expressions for planar spiral inductances", IEEE JSSC, vol. 34, no. 10, pp. 1419-1424, Oct. 1999.
[7]
V. Kol'dyaev, S. Decoutere, R. Kuhn and L. Deferm, "A comprehensive model of a VLSI spiral inductor derived from the first principle", Proc. SISPAD, pp.34, 1998
[8]
E. Freeman, "MagNet 5 user guide-Using the MagNet version 5 package from Infolytica", Infolytica, 1993.
[9]
M. Kamon, L. Silveira et al., "FastHenry USER'S GUIDE: version 3.0", Massachusetts Institute of Technology, November, 1996, "ftp://rle-vlsi.mit.edu/pub/fasthenry"
[10]
R. Carley, G. Gielen, C. Rutenbar, W. Sansen, "Synthesis tools for mixed-signal ICs: progress on front-end and backend strategies", Proc. DAC, pp.298-303, 1996.
[11]
J. Crols, S. Donnay et. al., "A high-level design and optimisation tool for analog RF receiver front-ends", proc. ICCAD, pp. 550-553, 1995.
[12]
M. del Mar Hershenson, et. al., "Design and optimisation of LC Oscillators", proc. ICCAD, 1999.
[13]
L. Ingber, "Adaptive Simulated Annealing (ASA)", www.ingber.com
[14]
K. Lampaert,G. Gielen, W. Sansen, "Analog Layout Generation for Performance and Manufacturability", Kluwer Academic Publishers,Dordrecht, The Netherlands, 1998.

Cited By

View all
  • (2024)Automatic Design for W-Band Front-End System via Bottom-Up Sizing and Layout GenerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.332904043:3(705-715)Online publication date: Mar-2024
  • (2023)Analog Integrated Circuit Routing Techniques: An Extensive ReviewIEEE Access10.1109/ACCESS.2023.326548111(35965-35983)Online publication date: 2023
  • (2017)Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)10.1109/SMACD.2017.7981577(1-4)Online publication date: Jun-2017
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '00: Proceedings of the 37th Annual Design Automation Conference
June 2000
819 pages
ISBN:1581131879
DOI:10.1145/337292
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2000

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

DAC00
Sponsor:
DAC00: ACM/IEEE-CAS/EDAC Design Automation Conference
June 5 - 9, 2000
California, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)78
  • Downloads (Last 6 weeks)22
Reflects downloads up to 21 Sep 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Automatic Design for W-Band Front-End System via Bottom-Up Sizing and Layout GenerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.332904043:3(705-715)Online publication date: Mar-2024
  • (2023)Analog Integrated Circuit Routing Techniques: An Extensive ReviewIEEE Access10.1109/ACCESS.2023.326548111(35965-35983)Online publication date: 2023
  • (2017)Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)10.1109/SMACD.2017.7981577(1-4)Online publication date: Jun-2017
  • (2010)Routing Analog CircuitsAnalog Layout Synthesis10.1007/978-1-4419-6932-3_4(149-201)Online publication date: 25-Aug-2010
  • (2006)CYCLONEIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2002.80226721:10(1161-1170)Online publication date: 1-Nov-2006
  • (2004)Parasitic-aware synthesis of RF LNA circuits considering quasi-static extraction of inductors and interconnectsThe 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04.10.1109/MWSCAS.2004.1354031(1_477-1_480)Online publication date: 2004
  • (2002)Optimization of a fully integrated low power CMOS GPS receiverProceedings of the 2002 IEEE/ACM international conference on Computer-aided design10.1145/774572.774618(305-308)Online publication date: 10-Nov-2002
  • (2002)Design techniques for low power high bandwidth upconversion in CMOSProceedings of the 2002 international symposium on Low power electronics and design10.1145/566408.566469(237-242)Online publication date: 12-Aug-2002
  • (2002)VCOOPT: a tool for VCO phase noise optimizationProceedings RAWCON 2002. 2002 IEEE Radio and Wireless Conference (Cat. No.02EX573)10.1109/RAWCON.2002.1030147(181-184)Online publication date: 2002
  • (2002)Design techniques for low power high bandwidth upconversion in CMOSProceedings of the International Symposium on Low Power Electronics and Design10.1109/LPE.2002.146745(237-242)Online publication date: 2002
  • Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media