FLOW-3D: Flow-Based Computing on 3D Nanoscale Crossbars with Minimal Semiperimeter
Pages 775 - 780
Abstract
The emergence of data-intensive applications has spurred the interest for in-memory computing using nanoscale crossbars. Flow-based in-memory computing is a promising approach for evaluating Boolean logic using the natural flow of electrical currents. While automated synthesis approaches have been developed for 2D crossbars, 3D crossbars have advantageous properties in terms of density, area, and performance. In this paper, we propose the first framework for performing flow-based computing using 3D crossbars. The framework, FLOW-3D, automatically synthesizes a Boolean function into a crossbar design. FLOW-3D is based on an analogy between BDDs and crossbars, resulting in the synthesis of 3D crossbar designs with minimal semiperimeter. A BDD with n nodes is mapped to a 3D crossbar with (n + k) metal wires. The k extra metal wires are needed to handle hardware-imposed constraints. Compared with the state-of-the-art synthesis tool for 2D crossbars, FLOW-3D improves semiperimeter, area, energy consumption, and latency up to 61%, 84%, 37%, and 41% on 15 Revlib benchmarks.
References
[1]
John Backus. 1978. Can programming be liberated from the von Neumann style? CACM 21, 8 (1978), 613--641.
[2]
ABC Berkeley. 2009. A system for sequential synthesis and verification.
[3]
Debjyoti Bhattacharjee et al. 2020. CONTRA: area-constrained technology mapping framework for memristive memory processing unit. In ICCAD'20. 1--9.
[4]
Dwaipayan Chakraborty et al. 2017. Automated synthesis of compact crossbars for sneak-path based in-memory computing. In DATE'17. IEEE, 770--775.
[5]
IBM ILOG Cplex. 2020. IBM ILOG CPLEX Optimization Studio 20.1. International Business Machines Corporation (2020). https://www.ibm.com/products/ilog-cplex-optimization-studio
[6]
Hadi Esmaeilzadeh et al. 2011. Dark silicon and the end of multicore scaling. In ISCA'11. IEEE, 365--376.
[7]
Miao Hu et al. 2018. Memristor-based analog computation and neural network classification with a dot product engine. Advanced Materials 30, 9 (2018), 1705914.
[8]
Sumit Jha et al. 2016. Computation of boolean formulas using sneak paths in crossbar computing. US Patent 9,319,047.
[9]
Shahar Kvatinsky et al. 2013. Memristor-based material implication (IMPLY) logic: Design principles and methodologies. IEEE VLSI 22, 10 (2013), 2054--2066.
[10]
Shahar Kvatinsky et al. 2014. MAGIC---Memristor-aided logic. IEEE TCAS-II 61, 11 (2014), 895--899.
[11]
Shuangchen Li et al. 2016. Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In DAC. IEEE, 1--6.
[12]
Yibo Li et al. 2018. Review of memristor devices in neuromorphic computing: materials sciences and device challenges. J. Phys. D: Appl. Phys 51, 50 (2018), 503002.
[13]
Jiale Liang, Stanley Yeh, S Simon Wong, and H-S Philip Wong. 2013. Effect of wordline/bitline scaling on the performance, energy consumption, and reliability of cross-point memory array. ACM JETC 9, 1 (2013), 1--14.
[14]
Thomas N Theis and H-S Philip Wong. 2017. The end of moore's law: A new beginning for information technology. CiSE 19, 2 (2017), 41--50.
[15]
Sven Thijssen et al. 2021. COMPACT: Flow-Based Computing on Nanoscale Crossbars with Minimal Semiperimeter. In DATE'21. IEEE, 232--237.
[16]
Alvaro Velasquez and Sumit Jha. 2014. Parallel computing using memristive crossbar networks: Nullifying the processor-memory bottleneck. In IDT'14. IEEE, 147--152.
[17]
Alvaro Velasquez and Sumit Jha. 2015. Automated synthesis of crossbars for nanoscale computing using formal methods. In NANOARCH'15. IEEE, 130--136.
[18]
Alvaro Velasquez and Sumit Jha. 2016. Parallel boolean matrix multiplication in linear time using rectifying memristors. In ISCAS'16. IEEE, 1874--1877.
[19]
Alvaro Velasquez and Sumit Jha. 2018. Brief announcement: Parallel transitive closure within 3d crosspoint memory. In SPAA'18. 95--98.
[20]
Robert Wille et al. 2008. RevLib: An online resource for reversible functions and reversible circuits. In ISMVL'08. IEEE, 220--225.
[21]
Cong Xu et al. 2015. Overcoming the challenges of crossbar resistive memory architectures. In HPCA'15. IEEE, 476--488.
Index Terms
- FLOW-3D: Flow-Based Computing on 3D Nanoscale Crossbars with Minimal Semiperimeter
Index terms have been assigned to the content through auto-classification.
Recommendations
3D NOC for many-core processors
With an increasing number of processors forming many-core chip multiprocessors (CMP), there exists a need for easily scalable, high-performance and low-power intra-chip communication infrastructure for emerging systems. In CMPs with hundreds of ...
Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology
GLSVLSI '20: Proceedings of the 2020 on Great Lakes Symposium on VLSIDeeply-scaled three-dimensional (3D) Multi-Processor Systems-on-Chip (MPSoCs) enable high performance and massive communication bandwidth for next-generation computing. However as process nodes shrink, temperature-dependent leakage dramatically increases,...
Sunfloor 3D: a tool for networks on chip topology synthesis for 3-D systems on chips
Three-dimensional integrated circuits (3D-ICs) are a promising approach to address the integration challenges faced by current systems on chips (SoCs). Designing an efficient network on chip (NoC) interconnect for a 3-D SoC that meets not only the ...
Comments
Information & Contributors
Information
Published In
Copyright © 2023 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
In-Cooperation
- IPSJ
- IEEE CAS
- IEEE CEDA
- IEICE
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 31 January 2023
Check for updates
Qualifiers
- Research-article
Funding Sources
Conference
ASPDAC '23
Sponsor:
ASPDAC '23: 28th Asia and South Pacific Design Automation Conference
January 16 - 19, 2023
Tokyo, Japan
Acceptance Rates
ASPDAC '23 Paper Acceptance Rate 102 of 328 submissions, 31%;
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 84Total Downloads
- Downloads (Last 12 months)48
- Downloads (Last 6 weeks)4
Reflects downloads up to 22 Sep 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in