VESTA: Power Modeling with Language Runtime Events
Abstract
References
Index Terms
- VESTA: Power Modeling with Language Runtime Events
Recommendations
The challenges of implementing fine-grained power gating
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIPower consumption in digital systems, especially in portable devices, is a crucial design factor. Due to downscaling of technology, dynamic switching power is not the only relevant source of power consumption anymore as power dissipation caused by ...
Power prediction for intel XScale® processors using performance monitoring unit events
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designThis paper demonstrates a first-order, linear power estimation model ha uses performance counters to estimate run-time CPU and memory power consumption of the Intel PXA255 processor. Our model uses a set of power weights that map hardware performance ...
Power Consumption Modeling for DVFS Exploitation
DSD '10: Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and ToolsA lot of task scheduling algorithms and power management policies have been developed based on simplistic power models, which rarely take into account the effects of the power consumptions of the different components of a real system. Most of the models ...
Comments
Information & Contributors
Information
Published In
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Badges
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 146Total Downloads
- Downloads (Last 12 months)146
- Downloads (Last 6 weeks)35
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in