Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/800263.809285acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

An Interactive Simulation System for structured logic design—ISS

Published: 01 January 1982 Publication History

Abstract

An Interactive Simulation System (ISS) is presented. ISS is an integrated interactive CAD system for logic design, and is configurated “module oriented” to support structured logic design. An Interactive Simulator (IS) is used for design verification. A designer can control simulation steps interactively in IS, and he can find design errors early using a good interactive interface. A Structured Hardware Design Language (SHDL) is used to describe logic designs.

References

[1]
M.R.Barbacci, 'Instruction Set Processor Specifications (ISPS): The Notation and Its Applications,' IEEE Trans. on Comput., vol.C-30, no.l, pp.24-40, Jan. 1981.
[2]
H.D.Caplener and J.A.Janku, 'Top-Down Approach to LSI System Design,' Computer Design, vol.13, no.8, pp.143-148, Aug. 1974.
[3]
K.A.Duke, 'ALEX: A Conversational, Hierarchical Logic Design System,' Proc. 17th Design Automation Conf., pp.318-327, 1980.
[4]
J.R.Duley and D.L.Dietmeyer, 'A Digital System Design Language (DDL),' IEEE Trans. on Comput., vol.C-17, no.9, pp.850-861, Sept.1968.
[5]
F.Maruyama, et al., 'Hardware Verification and Design Diagnosis,' Proc. 10th Fault Tolerant Computing Symposium, PP.59-64, 1980.
[6]
T.W.McWilliams and L.C.Widdoes Jr., 'SCALD: Structured Computer-Aided Logic Design,' Proc. 15th Design Automation Conf., pp.271-277, 1978.
[7]
J.P.Roth, 'Hardware Verification,' IEEE Trans. on Comput., vol.C-26, no.12, pp.1292-1294, Dec. 1977.
[8]
T.Sasaki, et al., 'MIXS: A Mixed Level Simulator for Large Digital System Logic Verification,' Proc.17th Design Automation Conf., pp.626-633, 1980.
[9]
S.A. Szygenda and E.W.Thompson, 'Digital Logic Simulation in a Time-Based, Table-Driven Environment,' IEEE Computer, vol.8, no.3, pp.24-49, March 1975.
[10]
W.M.vanCleemput, 'An Hierarchical Language for the Structural Description of Digital Systems,' Proc. 14th Design Automation Conf., pp.377-385, 1977.
[11]
P.Wilcox, 'Digital Logic Simulation at the Gate and Functional Level,' Proc. 16th Desgin Automation Conf., pp.242-248, 1979.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '82: Proceedings of the 19th Design Automation Conference
January 1982
919 pages

Publisher

IEEE Press

Publication History

Published: 01 January 1982

Check for updates

Qualifiers

  • Article

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 201
    Total Downloads
  • Downloads (Last 12 months)31
  • Downloads (Last 6 weeks)7
Reflects downloads up to 30 Aug 2024

Other Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media