Cited By
View all- Zhang DLang QWang RShen L(2023)Extension VM: Interleaved Data Layout in Vector MemoryACM Transactions on Architecture and Code Optimization10.1145/363152821:1(1-23)Online publication date: 7-Nov-2023
- Cavalcante MSchuiki FZaruba FSchaffner MBenini L(2020)Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOIIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2019.295008728:2(530-543)Online publication date: Feb-2020
- Dadu VWeng JLiu SNowatzki TUnknown (2019)Towards General Purpose Acceleration by Exploiting Common Data-Dependence FormsProceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture - MICRO '5210.1145/3352460.3358276(924-939)Online publication date: 2019
- Show More Cited By