As a guest user you are not logged in or recognized by your IP address. You have
access to the Front Matter, Abstracts, Author Index, Subject Index and the full
text of Open Access publications.
This work describes a new Evolvable Hardware (EHW) system, based on Xilinx Virtex-4 FPGAs, able to exploit two-dimensional dynamic reconfigurability and direct bitstream manipulation. The focus of this paper is on the performance of this new system. It will be shown how the system components have been designed in order to exploit parallelism and to mask the reconfiguration time. The system is compared to similar solutions in order to show its advantages.
This website uses cookies
We use cookies to provide you with the best possible experience. They also allow us to analyze user behavior in order to constantly improve the website for you. Info about the privacy policy of IOS Press.
This website uses cookies
We use cookies to provide you with the best possible experience. They also allow us to analyze user behavior in order to constantly improve the website for you. Info about the privacy policy of IOS Press.