Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

Super I/O: Difference between revisions

Content deleted Content added
No edit summary
Tags: Mobile edit Mobile web edit
Tags: Mobile edit Mobile web edit
 
(21 intermediate revisions by 14 users not shown)
Line 3:
[[File:ITE IT8712F-A and TI 98A3XRK 20100419.jpg|thumb|235px|right|ITE Super I/O chip (IT8712F)]]
[[File:Smsc superIO on IBM.JPG|thumb|235px|right|SMSC™ (now Microchip) Super I/O chip (FDC37M813) on [[IBM]] motherboard]]
'''Super I/O''' (sometimes Multi-IO)<ref>{{Cite book |last=Leonhardt |first=Frank |url=http://archive.org/details/PersonalComputerWorldMagazine |title=Personal Computer World |publisher=VNU Business Publications |year=1995 |pages=347 |language=English}}</ref> is a class of [[Input/output|I/O]] controller [[integrated circuit]]s that began to be used on [[personal computer]] [[motherboard]]s in the late 1980s, originally as [[Expansion card|add-in cards]], later embedded on the motherboards. A super I/O chip combines interfaces for a variety of low-[[Bandwidth (computing)|bandwidth]] devices. Now it is mostly merged with [[Embedded controller|'''EC''', especially on mobile platforms(such as laptop)]].
 
== Functions ==
The functions below are usually provided by the super I/O if they are on the motherboard:
 
Line 10 ⟶ 11:
* An [[IEEE 1284]]-compatible [[parallel port]]<ref name=examples/> (commonly used for [[Computer printer|printers]])
* One or more [[16550 UART|16C550]]-compatible [[serial port]] [[Universal asynchronous receiver/transmitter|UART]]s<ref name=examples/>
* [[Keyboard controller (computing)|Keyboard controller]] for [[PS/2 port|PS/2]] [[Computer keyboard|keyboard]] and/or [[Mouse (computing)|mouse]].
<!-- The 8253 PIT, 8259 PIC, 8237 DMA have been integrated into PIIX southbridge --><!-- The RTC, CMOS RAM have been integrated into PIIX4 southbridge -->
 
Most Super I/O chips include some additional low-speed devices, such as:
* Temperature, voltage, and fan speed interface<ref name=ieee07-hw-mon/><ref name=ite/>
* Connect temperature and voltage sensors via [[SMBus]]
* Thermal Zone
* Chassis intrusion detection
* Mainboard power management, including control [[voltage regulator module]]
* LED management
* [[Pulse-width modulation|PWM]] [[Computer fan control|fan speed control]]<ref name=sensors-mmath/>
* A serial [[BIOS ROM]] interface (if the ROM is not directly on the [[Low Pin Count|LPC bus]] itself)
* An [[Infrared Data Association|IrDA Port]] controller
* A [[game port|GAME port]] (not provided by recent super I/O chips anymore because [[Windows XP]] is the last Windows OS to supportnatively asupport game portports, unlessrequiring thevendors vendorto hassupply atheir customown [[deviceDevice driver|driverdrivers]] infor thelater futureWindows [[operating systemsystems){{Citation needed|OS]])date=June 2024}}
* A [[watchdog timer]]<!-- e.g. it8720f -->
* A [[consumer IR]] receiver<!-- e.g. it8720f -->
* aA [[MIDI]] port<!--e.g. vt1211 -->
* Some [[general-purpose input/output|GPIO]] pins
* [[Legacy Plug and Play]] or [[Advanced Configuration and Power Interface|ACPI]] support for the included devices
Line 30 ⟶ 32:
By combining many functions in a single chip, the number of parts needed on a motherboard is reduced, thus reducing the cost of production.
 
== History ==
The original super I/O chips communicated with the [[central processing unit]] (CPU) via the [[Industry Standard Architecture|ISA]] bus.<ref>{{Cite book |last1=Budruk |first1=Ravi |url=https://books.google.com/books?id=IA-5TR1RgXQC&dq=super+io+chip&pg=PA16 |title=PCI Express System Architecture |last2=Anderson |first2=Don |last3=Shanley |first3=Tom |date=2004 |publisher=Addison-Wesley |isbn=978-0-321-15630-3 |pages=16 |language=en}}</ref> With the evolution away from ISA towards use of the [[Peripheral Component Interconnect|PCI]] bus, the Super I/O chip was often the biggest remaining reason for continuing inclusion of ISA on the motherboard.
 
Later super I/O chips use the [[Low Pin Count|LPC]] bus instead of ISA for communication with the central processing unit. This normally occurs through an LPC interface on the [[Southbridge (computing)|SBSouthbridge]] chip of the motherboard.
 
Since Intel is replacing the LPC bus with the [[Enhanced Serial Peripheral Interface Bus|eSPI]] bus, super I/O chips that connect to that bus have appeared on the market.
 
Companies that make super I/O controllers include [[Nuvoton|Nuvoton Technology]] Technology(hasspun incorporatedoff from [[Winbond|Winbond Electronics]] ),<ref name=examples/> {{Ill|ITE Tech. Inc.|zh|聯陽半導體}},<ref name=examples/><ref name=ite/> Fintek Tech. Inc. ,<ref name=fintek/>[[ENE Tech.]] (for laptop) and [[Microchip Technology]] (haswhich incorporatedbought SMSC™).(American) [[National Semiconductor]] (Now [[Texas Instruments]])used to make super I/O controllers but sold that business to Winbond at 2005, which already had a competing super I/O controller business. In 2008, Winbond then spun off its logic businesses to a wholly owned subsidiary, Nuvoton. SMSC made super I/O chips and then got acquired by Microchip Technology.
 
==Common ModelsCommon &models Brief==
{{dynamic list}}
===ENE Tech.===
 
=== ENE Tech. ===
Many models are used for laptops with built-in keyboard controllers
* KB3930
* KB930QF
 
=== ITE Inc. ===
* T8510E series
 
=== Microchip Technology (SMSC) ===
Microchip Technology provides Super I/O components with their SCH, MEC and LPC47 series. Here are some examples:
* SCH3112
* SCH3114
* SCH3116
* SCH3223
 
=== Nuvoton Technology ([[Winbond]]) ===
* NCT6776
 
== See also ==
Line 49 ⟶ 67:
* [[lm_sensors]] contains a tool named sensors-detect that can also detect which Super I/O is used on a mainboard
* [[SpeedFan]]
* [[Embedded Controllercontroller]] (EC)
 
== References ==
{{Reflist
|refs= <ref name=fintek>{{cite web
|refs=
 
<ref name=fintek>{{cite web
|url = http://bxr.su/o/share/man/man4/fins.4
|title = fins — Fintek F71805F LPC Super I/O