Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to content

Commit 0d3a71d

Browse files
committed
Fix misspelled assertions
Remove an extra & operator, per Tom Lane. My bugs, introduced with commit 53c2a97. Discussion: https://postgr.es/m/3885480.1709590472@sss.pgh.pa.us
1 parent 1a2654b commit 0d3a71d

File tree

1 file changed

+2
-2
lines changed
  • src/backend/access/transam

1 file changed

+2
-2
lines changed

src/backend/access/transam/slru.c

+2-2
Original file line numberDiff line numberDiff line change
@@ -433,7 +433,7 @@ SimpleLruWaitIO(SlruCtl ctl, int slotno)
433433
SlruShared shared = ctl->shared;
434434
int bankno = SlotGetBankNumber(slotno);
435435

436-
Assert(&shared->page_status[slotno] != SLRU_PAGE_EMPTY);
436+
Assert(shared->page_status[slotno] != SLRU_PAGE_EMPTY);
437437

438438
/* See notes at top of file */
439439
LWLockRelease(&shared->bank_locks[bankno].lock);
@@ -714,7 +714,7 @@ SlruInternalWritePage(SlruCtl ctl, int slotno, SlruWriteAll fdata)
714714
void
715715
SimpleLruWritePage(SlruCtl ctl, int slotno)
716716
{
717-
Assert(&ctl->shared->page_status[slotno] != SLRU_PAGE_EMPTY);
717+
Assert(ctl->shared->page_status[slotno] != SLRU_PAGE_EMPTY);
718718

719719
SlruInternalWritePage(ctl, slotno, NULL);
720720
}

0 commit comments

Comments
 (0)