Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
×
A novel programmable frequency divider in 0.18-µm standard CMOS process is presented in this paper. With less cascode CMOS-stages, the proposed design ...
Abstract: A novel programmable frequency divider in 0.18-µm standard CMOS process is presented in this paper. With less cas- code CMOS-stages, the proposed ...
People also ask
A novel programmable frequency divider in 0.18-µm standard CMOS process with less cascode CMOS-stages achieves a higher operating frequency and elimination ...
Jun 11, 2020 · The proposed divider achieves a full modulus range from 1 to 256 and a 50% output duty cycle for all division ratios. The proposed divider.
These circuits need high performance programmable frequency dividers, operating at high frequencies and having wide division ratio ranges, with binary division ...
Missing: fast | Show results with:fast
The divider, which was fabricated in a standard 0.18-μm CMOS process, achieves a full 1 to 256 modulus range, 50% output duty cycle, and can operate up to 2.3 ...
The proposed divider achieves a full modulus range from 1 to 256 and a 50% output duty cycle for all division ratios.
Semantic Scholar extracted view of "A Programmable Frequency Divider Having a Wide Division Ratio Range, and Close-to-50% Output Duty-Cycle" by Mo Zhang.
Missing: fast | Show results with:fast
The proposed divider uses a fully modular architecture and dynamic logic – implemented in TSMC 0.18μm – and can divide input frequencies up to 7.55GHz by any ...