Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
×
This paper introduces the De-RISC space platform, presents recent progress such as enabling virtualization and software qualification, new MPSoC features, and ...
This paper introduces the De-RISC space platform, presents recent progress such as enabling virtualization and software qualification, new MPSoC features, and ...
May 31, 2022 · The H2020 EIC-FTI De-RISC project develops a RISC-V space-grade platform to jointly respond to several emerging, as well as longstanding ...
This paper presents the De-RISC platform, consisting of Cobham Gaisler's RISC-V based SoC, and fentISS' XtratuM Next Generation hypervisor.
Published on BSC-CNS (https://www.bsc.es). Inici > De-RISC: A Complete RISC-V Based Space-Grade Platform. De-RISC: A Complete RISC-V Based Space-Grade ...
Dec 14, 2022 · ○ Goal: to develop a full computing platform for space. – Fault-tolerant multicore NOEL-V architecture on FPGA. – XtratuM NG space-qualified ...
This paper introduces De-RISC, a novel HW/SW platform meeting space requirements for safety- and mission-critical applications by construction.
People also ask
This paper presents the De-RISC platform, consisting of. Cobham Gaisler's RISC-V based SoC, and fentISS' XtratuM. Next Generation hypervisor. The platform ...
Dec 13, 2022 · The RISC-V in Space Workshop is organized by the ESA Microelectronics Section. The objective is to stimulate the exchange between different parties in Europe.
Dec 3, 2019 · 'With the first RISC-V based, fully European platform for space, De-RISC will guarantee access to made-in-Europe technology for aerospace ...