scholar.google.com › citations
This paper is concerned with the problem of synthesizing such hierarchically defined systems. When the individual components are synthesized and implemented ...
Abstract — Many asynchronous designs are naturally specified and implemented hierarchically as an interconnection of separate asyn-.
G. de Jong and B. Lin. A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules. In Proc. Design Aut. Conf., pages 49-55, June 1994.
Bibliographic details on Hierarchical Optimization of Asynchronous Circuits.
Hierarchical optimization of asynchronous circuits ; dc.contributor.author, Kolks, Tilman ; dc.date.accessioned, 2021-09-29T13:09:31Z ; dc.date.available, 2021-09- ...
Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev. Hosted as a part of SLEBOK on ...
We show how to give specifications for circuits in a branching time temporal logic and how to mechanically verify them using a simple and efficient model ...
Missing: Optimization | Show results with:Optimization
amount of pipelining for performance and energy optimiza- tion [4]. Self-timed circuits are data-driven and self-idling, making them well-suited for energy ...
Missing: Optimization | Show results with:Optimization
People also ask
What are the problems involved in asynchronous circuits?
What are the two types of asynchronous sequential circuits?
What are the two different conditions of an asynchronous circuit?
What are synchronous and asynchronous circuits?
Abstract—This paper addresses the problem of identifying the minimum pipelining needed in an asynchronous circuit (e.g.,.
This session reviews recent progress in techniques for making asynchronous synthesis feasible. The first paper presents techniques for making hierarchical ...