To mitigate complexity while guaranteeing security, we propose a high-level synthesis (HLS) infrastructure that incorporates static information flow analysis to ...
We further propose a novel synthesis technique in HLS to eliminate timing channels in the generated accelerator. Our approach is able to remove timing channels ...
erators, we propose ASSURE, a novel HLS framework with timing- sensitive information flow enforcement. Using behavioral-level analysis, ASSURE can capture ...
To mitigate complexity while guaranteeing security, we propose a high-level synthesis (HLS) infrastructure that incorporates static information flow analysis to ...
To mitigate complexity while guaranteeing security, we propose a high-level synthesis (HLS) infrastructure that incorporates static information flow analysis to ...
People also ask
What are the stages of high level synthesis?
How does high level synthesis work?
What is high level synthesis of digital circuits?
What is high level synthesis in embedded systems?
Nov 5, 2018 · High-level synthesis with timing-sensitive information flow enforcement. Citation Details. Title: High-level synthesis with timing-sensitive ...
High-Level Synthesis with Static Timing-Sensitive Information Flow Enforcement Zhenghong Jiang, Steve Dai, G. Edward Suh and Zhiru Zhang Proceedings of the ...
High-level synthesis (HLS) enables hardware designers to write an untimed circuit description allowing them to focus on architectural design optimizations ...
High-level synthesis with timing-sensitive information flow enforcement. KocherP. et al. Differential power analysis. BrierE. et al. Correlation power ...
