We efficiently explore good latch/logic tradeoffs for large designs generated from high-level specifications. We reduce the number of latches while controlling ...
[PDF] Latch Optimization in Circuits Generated from High ... - Hal-Inria
inria.hal.science › document
May 24, 2006 · They describe algorithms for reducing the number of latches while controlling the size of the intermediate logic. Key-words: register removal, ...
We focus on efficient exploration of the latch/logic tradeoff for a design generated from a high-level spec- ification. In particular, we begin with designs gen ...
We efficiently explore good latch/logic tradeoffs for large designs generated from high-level specifications. We reduce the number of latches while controlling ...
We efficiently explore good latch/logic tradeoffs for large designs generated from high-level specifications. We reduce the number of latches while controlling ...
E. Sentovich, H. Toma, and G. Berry. Latch Optimization in Circuits Generated from High-level Descriptions. In Proc of ICCAD, November 1996.
Latch Optimization in Circuits Generated from High-level Descriptions pp. 428. Synthesis Using Sequential Functional Modules (SFMs) pp. 436. An Algorithm for ...
Controller circuits synthesized from high-level languages often have many more latches than the minimum, with a resulting sparse reachable state space that ...
They are applied to benchmark circuits, and experimental results showed that the proposed framework can reduce the area cost compared to conventional design ...
Abstract – High-level synthesis using latches has many merits in power, area and even in speed. But latches cannot be read and written at the same time and ...