Enhancing the Performance of Dense Linear Algebra Solvers on GPUs in the MAGMA Project

Marc Baboulin

University of Coimbra (Portugal)

mance and memory bandwidth

Jim Demmel

University of California, Berkeley (USA)

Jack Dongarra

University of Tennessee, Knoxville (LISA) Oak Ridge National Laboratory (USA) University of Manchester (UK)

Stanimire Tomov

University of Tennessee, Knoxville (USA)

University of California, Berkeley (USA)

1 INTRODUCTION TO DENSE LINEAR ALGEBRA (DLA) FOR GPUs

DLA Algorithms, due to a high ratio of floating point calculations to data reguired, have been of high performance.

Therefore, special purpose architectures have not been able to significantly accelerate them up until recently Fatabalian et al. aturiu SCEMM (in 2004) to conclude CPI le almost always

outperform GPUs (only ATI X800XT produced 12 Gflop/s in single precision, comparable with a 3 GHz Pentium 4) Galanno et al. (in 2005) hart similar results on LLL(5.7 Gflory's in single are.

cision on an NMDIA 7800, compared to 3.4GHz Pentium 4 at the time) This has changed as CPUs move to multi/manycores with an exponentially growing gap between processor speed and memory (and bandwidth shared between cores), while GPUs have consistently outpaced them both in perfor-

First CUDA GPU results to significantly outperform CPUs on DLA started appearing at the beginning of 2008 Blustrated also on Figure 1 for the GEMM

r In January 2008 Whitev and J. Dammal (1) reported on SCEMM kernel (among others) to significantly outperform the CLIRLAS library (125 Gflop/s. vs more then 180 Gflop/s in their implementation) and an LU factorization running at up to 140 Gflop/s in single precision arithmetic (SP)

In March S. Tomov et al. (2) presented at PPSC08 Cholesky factorization running at up to 160 Gllop/s in SP using Volkov's SGEMM kernel (also de-

In May V.Volkov and J. Demmel 141 described LU, QR, and Cholesky running

In May, Dongarra et al. (5) reported on SP Cholesky running at 325 Gflop/s

GPU GEMM ON CURPENT MULTICORES vs GPUs

Peak measured GEMM performance or current multicore thors letels and GPU thors NWDIAJ architectures. 4ote that in SP the GTX 290 is 10 x faster than a guad-core processo at 2.30GHz) and still 75 GFlop/s faster than an entire guad-cocket gu

Current hybrid CPU-GPU algorithms

.....

1

Hardware Hybrid / Heterogeneous Designs Multicore + GPUs Software **EXTRACT** PARALLELISM

HARDWARE TO SOFTWARE TRENDS Mode for the travel of in Auditors are blockers, we refer to the FLASHA project (5) and to new algorithms defined to consultation (5). (5). (1)

Matrix Algebra on GPU and Multicore Architectures (MAGMA)

The MAGMA project, headed by the linear algebra research groups at University of Tennessee, UC Berkeley, and UC Denver, aims to develop a dense linear algebra library similar to LAPACK but for heterogeneous/hybrid architectures, starting with current 'Multicore+GPU' systems. This transition cannot be done automatically as in many cases new algorithms that significantly differ from algorithms for conventional architectures, will be needed. Preliminary studies - on a new class of 'heterogeneity-aware' algorithms of 'reduced communication' and 'high-parallelism', as shown in this poster - confirm that this is the case.

3 PERFORMANCE RESULTS





CONCLUSIONS

1. GPU computing has reached a point to significantly outperform current multicores on DLA (in spite of DLA's traditionally high performance on x86 architectures).

2. Architecture trends have moved towards heterogeneous (GPU + and software trends have to reflect that: we addressed this with innovative heterogeneity-aware algorithms/techniques on extracting parallelism and reducing communication.

3. There are significant differences between the new algorithms and those for conventional CPUs.

4. The new techniques in many cases present an opportunity for trade-off between speed and accuracy.

MOTIVATING OUR FUTURE WORK DIRECTIONS, AS ENVISIONED IN THE MAGMA PROJECT TOWARDS A SELF CONTAINED DLA LIBRARY SIMILAR TO LAPACK BUT FOR HETEROGENEOUS ARCHITECTURES.

2 GPU ALGORITHMS ≠ TRADITIONAL ALGORITHMS

2.1 EXTRACTING PARALLELISM

1. Splitting Algorithms into tasks

· The concept of representing algorithms as Directed Acyclic Graphs (DAGs) where the nodes represent the sub-tasks and the edges the de-Heterogeneity-aware splitting

2. Scheduling task execution

· Crucial for performance, for example scheduling tasks on the critical path 'as soon as possible' frees more parallelism.

3. GPU triangular solvers through explicitly inverting the triangular matrix



2.3 INNOVATIVE DATA STRUCTURES

Non-traditional data layouts may be beneficial in reducing communication costs. For example, to avoid severely penalized strided memory access in pivoting on the GPU, the matrix is laid out in the GPU memory in row-major order - this reduces the pivoting overhead from 50% (of the total computation) to only 1% (on NVIDIA's

2.2 HETEROGENEITY-AWARE ALGORITHMS

In particular, algorithms for hybrid GPU + multicore computing should split the computation to fully exploit the power that each of the hybrid components offers 1. 'Small' tasks of low parallelism to be executed on the CPU (for example tasks on the critical path)

2. Bigger tasks of high parallelism to be executed on the GPU

3. Proper scheduling should explore asynchronicity between CPU and GPU

4. Blocking strategies · Varying block sizes (as in QR (40)

2.4 PRECONDITIONING FOR REDUCED PIVOTING

random' matrix sit, with probability close to 1 pivoting would not be needed DII

matrix where the blocks are diagonal matrices

1. Here Preconditioning is a Random Butterfly Transformation (RBT) with cost of applying neglicible

We use unitary RBT (does not change the condition number): can be represented as 2 x 2 block

- To solve Ax = b using butterfly matrices U and V we solve (U* A V) y = U*b, followed by x = V y

2. RBT helps but in general accuracy is reduced. Two ways to improve it 6f needed) are 13,63:

LUINB+64) is a LU with pivoting limited to the 1st NB+64 rows of the current panell Add iterative refinement in the working precision

· Add limited pivoting (LP) within the block size (denoted by NB) or more (for example: LP

compared to the factorization, and meant to transform the original matrix into a "sufficiently

 Two-level blocking (as in Cholesky (40) Note: see (4) for other heterogeneity-related techniques and detail on 1..4

REDUCE

COMMUNICATION

5. Work partitioning (specific) for hybrid GPU + Multicore IGI

An LU factorization work splitting for Single GPU - 8 cores CPU host

2.5 MIXED PRECISION ALGORITHMS

. HETEROGENEITY-AWARE ALGORITHMS

PRECONDITIONING TO REDUCE PIVOTING
MIXED PRECISION ALGORITHMS

INNOVATIVE DATA STRUCTURES

Accelerating solvers using mixed precision arithmetic:



Ratios between SP and DP on the CCS 280 are

2.6 SPEED vs ACCURACY TRADE-OFFS

The new techniques often gain in speed for the price of relaxed accuracy, Understanding this trade-off of speed vs accuracy can lead to very efficient algorithms, for example 1. Using technique 2.1.3 within stable algorithms like LU with partial pivoting (PP LUI results in stable LU of practically the same ac-

2. Numerical experiments show that technique 2.4 is stable in practice and can be used in combination with 2.1.3 as well Experiments with random matrices show that

 RBT LUINB+64) is comparable in accuracy to PP LUISI RBT LUNB) loses from 1 to 2 digits of accuracy to gain up to 30% in speed compared to PP LUBS.

3. Technique 2.5 can be used to obtain solutions of prescribed accuracy as long as the conditioning of the problem does not exceed the reciprocal of the SP accuracy [7].

REFERENCES

HARDWARE LISED

GPU: GeForce GTX 290 (240 Cores @ 1.30 GHz) Host: Intel Xeon (2 x 4 Cores @ 2.33 GHz)

Tigerton: Intel Xeon (4 x 4 Cores (6 2.4 GHz) Harpertown: Intel Xeon (2 x 4 Cores @ 2.33 GHz)

Note that GR runs at a higher MFlop rate than Cholesky: Cholesky has less thread-level parallelism in GEMM, as it deals with triangular matrices.

Mosed precision solvers often achieve 4 x speedup cor

- 1 V. Volkov and J. Demmel, Usino GPUs to accelerate linear alcebra routines. Poster at PAR lab winter retreat, January 9, 2008.
- 2 S. Tomov, M. Baboulin, J. Dongama, S. Moore, V. Natoli, G. Peterson, and D. Richie, Special-purpose hardware and algorithms for accelerating dense linear algebra, Presentation at PPSC, Atlanta, March 12-14, 2008, http://www.os.utk.edu/"tomov/PP08 Tomov.pdf.
- 3. M. Baboulin, J. Donowits, and S. Tomov. Some issues in dense linear algebra for multicore and special purpose architectures. LAPACK Working
- 4 V. Volkov and J. Demmel, U.I. GR and Cholesky factorizations using vector capabilities of GPUs, Tech. Report UCB/EECS-2008-49, EECS Department. University of California, Berkeley, May 2008.
- 5 J.Dongarra, S.Moore, G.Peterson, S.Tomov, J.Alfred, V.Natoli, and D.Richie, Exploring new architectures in accelerating CFD for Air Force applications, HPCMP User Group Conference 2008 Liuly 14-17, 2008), http://www.cs.utk.edu/~lomov/ugc2008_final.pdf
- 6 S. Tomov, J. Dongarra, and M. Baboulin. Towards dense linear algebra for hybrid GPU accelerated manycore systems. LAPACK Working Note 210.
- JL appear JL appear PL uszczek J Kurzek & Butteri and J Dopparra Evolution the performance of 32 bit floating point arithmetic in obtaining 64 7 bit accuracy frevisiting iterative refinement for linear systems), sc 0 (2006), 50. A Buttari, J.Langou, J.Kurzak, and J.Dongarra, A class of parallel filed linear algebra algorithms for multicore architectures, LAPACK Working Note
- J.Demmel, L.Grigori, H.Xiang, Communication-avoiding Gaussian Elimination, Supercomputing '08.
- ⁹ J.Dermel, L.Grigori, M.Hoemmen, J.Langou, Communication Optimal Parallel and Sequential QR and LU Factorizations, SIAM J. Sci. Comp.
- . I Denmel T. Grinori M. Hoemmen. I Lannou Terriementino Communicatino Ontinal Parallel and Sequential CR and LI Federications. SMM. J. Sci.



















