

Harnessing GPU's Tensor Cores Fast FP16 Arithmetic to Speedup Mixed-Precision Iterative Refinement Solvers and Achieve 74 Gflops/Watt on Nvidia V100


Azzam Haidar, Ahmad Abdelfattah, Stanimire Tomov, and Jack Dongarra





Abstract: Recent in-hardware GPU acceleration of half precision arithmetic (FP16) – motivated by various machine learning (ML) and artificial intelligence (AI) applications – has reinvigorated a great interest in the mixed-precision iterative refinement technique. The technique is based on use of low precision arithmetic to accelerate the general HPC problem of solving $Ax = b$, where A is a large dense matrix, and the solution is needed in FP64 accuracy. While being a well known technique, its successful modification, software development, and adjustment to match architecture specifics, is challenging. For current manycore GPUs the challenges range from efficient parallelization to scaling, and using the FP16 arithmetic. Here, we address these challenges by showing how to algorithmically modify, develop high-performance implementations, and in general, how to use the FP16 arithmetic to significantly accelerate, as well as make more energy efficient, FP64-precision $Ax = b$ solvers. One can reproduce our results as the developments will be made available through the MAGMA library. We quantify in practice the performance, and limitations of the approach stressing on the use of the Volta V100 Tensor Cores that provide additional FP16 performance boost.

Motivation: Leverage FP16 in HPC on V100

Study of the Matrix Matrix multiplication kernel on Nvidia V100




Numerical behavior of FP16 on V100





Approach: 1) Develop $Ax=b$ solver in FP16

Study of the LU factorization algorithm on Nvidia V100



Performance results on V100



Approach: 2) Iterative refinement

Idea: use lower precision to compute the expensive flops (LU $O(n^3)$) and then iteratively refine the solution in order to achieve the FP64 arithmetic

Iterative refinement for dense systems, $Ax = b$, can work this way.


$L, U = lu(A)$
 $x = U^{-1}(b)$
 $r = b - Ax$

lower precision $O(n^2)$
 lower precision $O(n^2)$
 FP64 precision $O(n^2)$

Classical Iterative Refinement lower precision $O(n^2)$
 Iterative Refinement using GMRs lower precision $O(n^2)$
 FP64 precision $O(n^2)$
 FP64 precision $O(n^2)$

WHILE $\|r\|$ not small enough
 1. find a correction z to adjust x that satisfy $Az=r$
 solving $Az=r$ could be done by either:
 > $z = U^{-1}(r)$
 > GMRs preconditioned by the LU to solve $Az=r$
 2. $x = x + z$
 3. $r = b - Ax$
 END

Energy efficiency on V100



Conclusion:

- We accelerated the solution of linear system $Ax = b$ solver using hardware-accelerated FP16 arithmetic on GPUs;
- We introduced a framework for exploiting mixed-precision FP16-FP32/FP64 iterative refinement solvers and describe the path to draw high-performance and energy-aware GPU implementations;
- Our technique shows that a number of problems can be accelerated up to 4X by the usage of the FP16 or 2X otherwise, using the FP32 arithmetic.
- We studied the energy-efficiency of our approach that showed incredible energy savings, 5X energy savings compared to the FP64 implementation.
- We illustrated a technique to use V100 Tensor Cores that achieves FP64 accuracy at a highly efficient/accelerated performance equating to 74 FP64 Gflops/Watt and 24 FP64 Tflops/s.

- Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.
- It can be shown that using this approach we can compute the solution to 64-bit floating point precision.

Acknowledgement: This work was supported by the Exascale Computing Project, a collaborative effort of the U.S. Department of Energy Office of Science and the National Nuclear Security Administration. This work was also partially supported by the National Science Foundation under Grant OAC-1740250 and NVIDIA.

- REFERENCES:** [1] A. Haidar, P. Wu, S. Tomov, J. Dongarra, Investigating Half Precision Arithmetic to Accelerate Dense Linear System Solvers, SC-17, SCAL17: 8th Workshop on Latest Advances in Scalable Algorithms for Large-Scale Systems, ACM, Denver, Colorado, November 12-17, 2017.
 [2] A. Haidar, P. Wu, S. Tomov, J. Dongarra, Harnessing GPU's Tensor Cores Fast FP16 Arithmetic to Speedup Mixed-Precision Iterative Refinement Solvers, https://arxiv.org/