

MIXED PRECISION LU FACTORIZATION ON GPU TENSOR CORES: REDUCING DATA MOVEMENT AND MEMORY FOOTPRINT*

FLORENT LOPEZ[†] AND THEO MARY[‡]

Abstract. Modern GPUs equipped with mixed precision tensor core units present great potential to accelerate dense linear algebra operations such as LU factorization. However, previous works have focused solely on improving speed, neglecting memory consumption. Indeed, state-of-the-art mixed half/single precision LU factorization algorithms all require the matrix to be stored in single precision. This is explained by the fact that simply switching the storage precision from single to half leads to significant loss of accuracy, forfeiting all accuracy benefits from using tensor core technology. In this article, we propose a new factorization algorithm that is able to store the matrix in half precision without incurring any significant loss of accuracy. Our approach is based on a left-looking scheme employing single precision buffers of controlled size and a mixed precision doubly partitioned algorithm exploiting tensor cores in the panel factorizations. Our numerical results show that compared with the state of the art, the proposed approach is of similar accuracy, up to twice faster, and with only half the data movement and memory footprint.

Key words. numerical linear algebra, mixed precision algorithms, high performance computing, LU factorization, tensor cores, NVIDIA GPU, rounding error analysis

AMS subject classifications. 65F05, 65G50

1. Introduction. Until recently, the majority of scientific codes used to carry out floating-point computations in either double (fp64) or single (fp32) precision, as defined by the 1985 IEEE standard. The emergence of low precisions, such as the half precision fp16 and bfloat16 formats, have generated a growing interest in mixed precision algorithms, which combine different precisions to achieve both high performance and high accuracy. Indeed, the use of mixed precision arithmetic is becoming increasingly common in scientific computing, both in algorithms and in hardware, with the emergence of specialized units that exploit multiple precisions internally. Examples of such units include the NVIDIA GPUs equipped with tensor cores, the Google TPUs and the forthcoming Intel Cooper Lake processors.

This article focuses on the direct solution of dense linear systems $Ax = b$ by LU factorization, a key computational task at the heart of numerical linear algebra. The high potential of mixed precision arithmetic for solving linear systems is well established. For example, with the most recent variants of iterative refinement proposed by Carson and Higham [4], [5], an fp16 LU factorization of A may be enough to obtain a solution x at fp64 accuracy, even for relatively ill-conditioned matrices. Another approach to exploit multiple precisions in the solution of $Ax = b$ is to use a mixed precision algorithm for the LU factorization itself. This is most natural when targeting hardware equipped with mixed precision computing units, such as those previously mentioned. In particular, Haidar et al. [10], [9] and Blanchard et al. [3] have investigated mixed precision LU factorization algorithms exploiting GPU tensor cores that employ fp16 and fp32 precisions. Moreover, a mixed precision LU factorization can be combined with iterative refinement to accelerate the convergence of the latter [10].

In this article, we propose new mixed precision LU factorization algorithms that

*Version of September 13, 2020.

[†]Innovative Computing Laboratory (ICL), University of Tennessee, Knoxville, USA (flopez@icl.utk.edu).

[‡]Sorbonne Université, CNRS, LIP6, Paris, France (theo.mary@lip6.fr).

extend and improve previous algorithms in several ways, in terms of speed, accuracy, and, perhaps most importantly, data movement and memory footprint. Indeed, previously proposed algorithms require the matrix A to be entirely stored in fp32, thereby forfeiting any potential gains in memory consumption associated with the use of the lower fp16 precision, and requiring expensive data movements in fp32. We propose, to our knowledge, the first mixed precision algorithm based on GPU tensor cores that is able to accurately factorize a matrix stored in fp16. Our algorithm only requires fp32 buffers of modest and controlled size. We explain why this is not immediate: simply switching the storage precision from fp32 to fp16 leads to a significant loss of accuracy. Our algorithm uses a left-looking update scheme to overcome this issue. We also investigate in what precision the panel factorizations should be carried out; we show that the approach achieving the best performance–accuracy tradeoff is to use two levels of partitioning so as to exploit tensor cores both in the updates and in the outer panel factorizations.

Throughout the article, we explore several variants of mixed precision LU factorization, and investigate their performance and accuracy, both via rounding error analysis (generalizing that of [3]) and via numerical experiments on random dense matrices using NVIDIA V100 GPUs. Overall, the best variant of our new algorithm achieves a better performance–accuracy tradeoff than previous state-of-the-art algorithms by being of similar accuracy, up to twice faster thanks to reduced data movement, and by having only half the memory footprint. We have made our code publicly available¹.

The rest of this article is organized as follows. We begin by providing technical background and by describing our experimental setting in section 2. We also review previous work and explain how we aim to improve it in section 3. Our core algorithmic contributions are found in sections 4 and 5. In section 4 we describe a left-looking mixed precision algorithm that factorizes a matrix stored in fp16 without losing all the accuracy benefits of tensor cores. In section 5 we investigate the choice of precision for the panel factorization. We provide additional experiments on a range of real-life matrices coming from various applications in section 6. Our conclusions are reported in section 7.

Throughout the article, we will denote by fl_{16} and fl_{32} the operations of rounding to the fp16 and fp32 formats, and by $u_{16} = 2^{-11}$ and $u_{32} = 2^{-24}$ their respective unit roundoffs.

2. Technical background and experimental setting. We provide some technical background on partitioned LU factorization and GPU tensor cores, and describe our experimental setting used throughout the article.

2.1. Partitioned LU factorization. High performance LU factorization algorithms are based on partitioning the matrix in $r \times r$ blocks so as to recast most of the operations as matrix–matrix (BLAS-3) operations. Given such a partitioning, the LU factorization amounts to performing a sequence of panel factorizations and updates. At each step k , the panel factorization computes the part of the LU factors associated with the current panel, while the update overwrites the trailing submatrix via matrix–matrix products.

We can distinguish two types of algorithms, right- and left-looking versions, depending on the order in which the operations are performed. In a right-looking factorization (Algorithm 2.1), at step k , the entire trailing submatrix (to the *right*) is

¹<https://github.com/flapflapflop/remifa/>

updated with respect to the current panel *after* factorizing it. In a left-looking factorization (Algorithm 2.2), at step k , the current panel is updated with respect to the already computed LU factors (to the *left*) *before* being factorized.

Algorithm 2.1 Standard (uniform precision) LU factorization (right-looking version).

```

1: Input: a matrix  $A \in \mathbb{R}^{n \times n}$  in precision  $u$ , partitioned into  $r \times r$  blocks  $A_{ij}$ , where
    $q = n/r$  is assumed to be an integer.
2: Output: the LU factors of  $A$  in precision  $u$  (with  $L$  and  $U$  partitioned into  $r \times r$ 
   blocks).
3: for  $k = 1 : q$  do
4:   Factorize  $L_{kk}U_{kk} = A_{kk}$ .
5:   for  $i = k + 1 : q$  do
6:     Solve  $L_{ik}U_{kk} = A_{ik}$  for  $L_{ik}$ .
7:     Solve  $L_{kk}U_{ki} = A_{ki}$  for  $U_{ki}$ .
8:   end for
9:   for  $i = k + 1 : q$  do
10:    for  $j = k + 1 : q$  do
11:      Update  $A_{ij} \leftarrow A_{ij} - L_{ik}U_{kj}$ .
12:    end for
13:   end for
14: end for

```

Algorithm 2.2 Standard (uniform precision) LU factorization (left-looking version).

```

1: Input: a matrix  $A \in \mathbb{R}^{n \times n}$  in precision  $u$ , partitioned into  $r \times r$  blocks  $A_{ij}$ , where
    $q = n/r$  is assumed to be an integer.
2: Output: the LU factors of  $A$  in precision  $u$  (with  $L$  and  $U$  partitioned into  $r \times r$ 
   blocks).
3: for  $k = 1 : q$  do
4:   for  $i = k : q$  do
5:     for  $j = 1 : k - 1$  do
6:       Update  $A_{ik} \leftarrow A_{ik} - L_{ij}U_{jk}$ .
7:       if  $i \neq k$  then Update  $A_{ki} \leftarrow A_{ki} - L_{kj}U_{ji}$ .
8:     end for
9:   end for
10:  Factorize  $L_{kk}U_{kk} = A_{kk}$ .
11:  for  $i = k + 1 : q$  do
12:    Solve  $L_{ik}U_{kk} = A_{ik}$  for  $L_{ik}$ .
13:    Solve  $L_{kk}U_{ki} = A_{ki}$  for  $U_{ki}$ .
14:  end for
15: end for

```

To achieve maximal performance, the matrix can be recursively partitioned so as to also exploit BLAS-3 operations within the panel factorization [8]. For example, LAPACK's dgetrf [1] uses two levels of partitioning. Algorithms 5.1 and 5.2, proposed in section 5 are based on LAPACK's algorithm and also use two levels.

2.2. GPU tensor cores. The tensor cores in the NVIDIA Volta and Turing architectures are a special type of unit that carry out the operation $D = C + AB$,

where all matrices are 4×4 [2]. The tensor cores are inherently mixed precision units: while the matrices A and B must be stored in fp16, C and D can be in fp16 or fp32. Pictorially, we have

$$\begin{array}{c}
 D \\
 \left[\begin{array}{cccc} \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \end{array} \right] \\
 \underbrace{\hspace{10em}} \\
 \text{fp16 or fp32}
 \end{array}
 =
 \begin{array}{c}
 C \\
 \left[\begin{array}{cccc} \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \end{array} \right] \\
 \underbrace{\hspace{10em}} \\
 \text{fp16 or fp32}
 \end{array}
 +
 \begin{array}{c}
 A \\
 \left[\begin{array}{cccc} \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \end{array} \right] \\
 \underbrace{\hspace{10em}} \\
 \text{fp16}
 \end{array}
 \left[\begin{array}{c}
 B \\
 \left[\begin{array}{cccc} \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \\ \times & \times & \times & \times \end{array} \right] \\
 \underbrace{\hspace{10em}} \\
 \text{fp16}
 \end{array} \right]$$

Tensor cores are an instance of what has been called a $t \times t$ block fused multiply-add (with $t = 4$) by Blanchard et al. [3]. In the context of both matrix multiplication and LU factorization, Blanchard et al. [3] show that storing C and D in fp32 (the so-called TC32 variant) yields much more accurate results than storing them in fp16 (the so-called TC16 variant). This is because with C and D in fp32, rounding error accumulation only affects the error term proportional to the fp32 unit roundoff u_{32} . For example, consider the matrix product $C = AB$ where $A \in \mathbb{R}^{m \times n}$ and $B \in \mathbb{R}^{n \times p}$. Blanchard et al. [3, Alg. 3.1] propose a blocked matrix–matrix product algorithm that can compute C using tensor cores, and [3, Thm. 3.2] shows that the computed \hat{C} satisfies:

$$|\hat{C} - C| \lesssim c_n |A| |B|, \quad c_n = \begin{cases} nu_{16} & \text{(TC16),} \\ 2u_{16} + nu_{32} & \text{(TC32).} \end{cases} \quad (2.1)$$

Furthermore, Blanchard et al. [3] also report that the TC16 and TC32 variants achieve similar performance.

2.3. Experimental setting. We use a range of different test matrices in our experiments. In sections 3 through 5, we use $n \times n$ dense matrices with off-diagonal entries randomly sampled from the uniform $[0, 1]$ distribution and with diagonal entries set to n (to make them diagonally dominant, similarly to what is done in the HPL-AI benchmark²). In section 6, we provide additional experiments on some real-life matrices from the SuiteSparse collection [7].

Our code (which is publicly available³) implements the various LU factorization algorithms presented in this article for the NVIDIA Volta GPU architecture. In the same spirit as the HPL-AI benchmark, we do not perform any numerical pivoting. We use a single V100 GPU unit equipped with 16 GB of memory and with a peak performance of 7.8 and 15.7 TeraFLOPS using double (fp64) and single (fp32) precision arithmetic. With the tensor cores, the peak performance increases to 125 TeraFLOPS. We use the cuBLAS v10.1 library for the matrix–matrix product operations in the updates, and hand-coded CUDA kernel for the panel factorizations.

We assess the stability of the different LU factorization algorithms by using them to solve a linear system $Ax = b$ by the substitutions $\hat{L}y = b$ and $\hat{U}x = y$, where \hat{L} and \hat{U} are the computed LU factors of A . The substitutions are performed in fp32. We generate the solution x as the vector of ones $[1 \dots 1]^T$, and thus the right-hand side is computed as $b = Ax$. Denoting the computed solution as \hat{x} , we measure the

²<https://icl.bitbucket.io/hpl-ai/>

³<https://github.com/flapflapflop/remifa/>

componentwise backward error

$$\begin{aligned} \varepsilon_{\text{bwd}} &= \min \left\{ \varepsilon > 0 : (A + \Delta A)\hat{x} = b, \quad |\Delta A| \leq \varepsilon(|A| + |\widehat{L}||\widehat{U}|) \right\} \\ &= \max_i \frac{|A\hat{x} - b|_i}{(|A| + |\widehat{L}||\widehat{U}|)|\hat{x}|_i}, \end{aligned} \quad (2.2)$$

where (2.2) follows from the Oettli–Prager theorem [11, Thm. 7.3], [16].

3. Contributions with respect to previous work. To our knowledge, the first LU factorization algorithm exploiting GPU tensor cores is that of Haidar et al. [10], that is shown to accelerate the solution of dense linear systems in the context of GMRES-based iterative refinement [4]. Their algorithm is a right-looking factorization where the tensor cores are exploited to accelerate the update operations. To do so, it suffices to convert to fp16 the LU factors computed by the panel factorization on the fly. This is described in Algorithm 3.1, where the highlighted lines correspond to the changes that need to be made to the standard LU factorization (Algorithm 2.1).

Algorithm 3.1 State-of-the-art mixed precision LU factorization from [10, 3].

- 1: **Input:** a matrix $A \in \mathbb{R}^{n \times n}$ in precision $u = u_{32}$ or $u = u_{16}$, partitioned into $r \times r$ blocks A_{ij} , where $q = n/r$ is assumed to be an integer.
 - 2: **Output:** the LU factors of A in precision u (with L and U partitioned into $r \times r$ blocks).
 - 3: **for** $k = 1 : q$ **do**
 - 4: Factorize $L_{kk}U_{kk} = A_{kk}$ (in precision u).
 - 5: **for** $i = k + 1 : q$ **do**
 - 6: Solve $L_{ik}U_{kk} = A_{ik}$ for L_{ik} (in precision u).
 - 7: Solve $L_{kk}U_{ki} = A_{ki}$ for U_{ki} (in precision u).
 - 8: **end for**
 - 9: **for** $i = k + 1 : q$ **do**
 - 10: **for** $j = k + 1 : q$ **do**
 - 11: Convert to fp16: $\tilde{L}_{ik} \leftarrow \text{fl}_{16}(L_{ik})$.
 - 12: Convert to fp16: $\tilde{U}_{ki} \leftarrow \text{fl}_{16}(U_{ki})$.
 - 13: Update $A_{ij} \leftarrow A_{ij} - \tilde{L}_{ik}\tilde{U}_{kj}$ using tensor cores.
 - 14: **end for**
 - 15: **end for**
 - 16: **end for**
-

Blanchard et al. [3] give the rounding error analysis of Algorithm 3.1 (which is the equivalent of their Algorithm 4.1), and show that it can be significantly more accurate than a standard LU factorization in fp16 arithmetic (Algorithm 2.1 with $u = u_{16}$). Note that Blanchard et al. [3] assume the panel size r to match the dimension t of the block FMA (that is, $r = t = 4$ in the case of GPU tensor cores), but the extension to an arbitrary size r is straightforward.

All previously cited works share the common weakness that the matrix A is assumed to be stored in fp32 (that is, Algorithm 3.1 uses $u = u_{32}$). Therefore, current state-of-the-art mixed precision LU algorithms do not achieve any memory consumption gains associated with the use of half precision. This represents a significant shortcoming since memory consumption, rather than speed, may be the most critical resource in some applications. This is especially relevant on GPUs, which have

very limited memory. Moreover, storing the matrix in fp32 requires expensive data movements to perform the update operations, which can significantly hinder their performance.

Before describing the contributions of this article, let us first explain why it is so challenging to store the matrix in fp16. To do so, we recall the main result of the error analysis of [3], which analyses a version of Algorithm 3.1 with general $t \times t$ block FMA units in precisions u_{low} and u_{high} . We specialize that result to the case of GPU tensor cores where matrices C and D in the block FMA are stored in fp32 (TC32 variant).

THEOREM 3.1 (Specialization of [3, Thm. 4.3] to tensor cores). *Let $A \in \mathbb{R}^{n \times n}$ be partitioned in $r \times r$ blocks. If Algorithm 3.1 runs to completion then the computed LU factors \widehat{L} and \widehat{U} satisfy $A + \Delta A = \widehat{L}\widehat{U}$, where*

$$|\Delta A| \leq f(n, r, u_{16}, u_{32}, u)(|A| + |\widehat{L}||\widehat{U}|) + O(u_{32}u_{16}), \quad (3.1)$$

with

$$f(n, r, u_{16}, u_{32}, u) = 2u_{16} + u_{16}^2 + \max(\gamma_r, \gamma_{n-r+1}^{(32)} + \tilde{\gamma}_{(n-r)/4})(1 + u_{16})^2$$

and with $\tilde{u} = u$ if $u > u_{32}$ and $\tilde{u} = 0$ otherwise.

Note how Algorithm 3.1 and Theorem 3.1 allow the matrix to be stored in a precision u that can be either u_{32} or u_{16} . In their experiments, Blanchard et al. [3] however only investigate the case $u = u_{32}$, for which bound (3.1) becomes

$$|\Delta A| \lesssim (2u_{16} + nu_{32})(|A| + |\widehat{L}||\widehat{U}|). \quad (3.2)$$

Crucially, the term proportional to u_{16} in (3.2) does not grow with n . Storing the matrix in fp16 gives a very different result. Indeed, setting $u = u_{16}$ in (3.1) yields

$$|\Delta A| \lesssim 0.25nu_{16}(|A| + |\widehat{L}||\widehat{U}|). \quad (3.3)$$

The term proportional to u_{16} now grows linearly with n . Hence, bound (3.3) is roughly $\min(n/8, u_{16}/4u_{32}) = \min(n/8, 2048)$ larger than bound (3.2). Hence, for large n , bound (3.3) is about three orders of magnitude larger than bound (3.2).

This increase is confirmed experimentally. Figure 3.1a shows that switching from $u = u_{32}$ to $u = u_{16}$ leads indeed to an error increase of about two orders of magnitude. This is less than could be expected from the theoretical bounds, but still represents a significant loss of accuracy. Moreover, for reference, we also compare Algorithm 3.1 with a standard LU factorization in fp16 arithmetic (Algorithm 2.1 with $u = u_{16}$). Figure 3.1a shows that, with $u = u_{16}$, both Algorithms 2.1 and 3.1 achieve the same error: any accuracy gain associated with the use of tensor cores is therefore lost by storing the matrix in fp16.

This behavior is explained by the term $\tilde{\gamma}_{(n-r)/4}$ in Theorem 3.1, which accounts for the need to round the output D of the block FMA to the working precision u after each call. With the TC32 variant, the output D is in fp32 and therefore, if $u = u_{32}$ no extra rounding is necessary and this term is equal to zero. However, with $u = u_{16}$, it becomes equal to $nu_{16}/4 + o(nu_{16})$ due to the need to round to fp16 every $t = 4$ additions.

In this article, we introduce new algorithms that overcome this issue and are able to use an fp16 matrix (therefore halving the memory footprint) with no significant loss of accuracy. We begin, in the next section, by introducing a left-looking factorization with fp32 buffers.




Fig. 3.1: Accuracy and performance of Algorithm 3.1 with $u = u_{16}$ or $u = u_{32}$. The panel size is $r = 256$.

4. A left-looking factorization using fp16 LU factors with fp32 buffers.

As explained in the previous section, using Algorithm 3.1 with the matrix stored in fp16 ($u = u_{16}$) leads to a significant loss of accuracy due to the need to repeatedly round to fp16 every $t = 4$ additions. To be precise, the update operation (line 13)

$$A_{ij} \leftarrow A_{ij} - \tilde{L}_{ik} \tilde{U}_{kj} \quad (4.1)$$

takes the form of several block FMAs $D \leftarrow C - AB$ chained one after the other. Here, A and B are 4×4 subblocks of \tilde{L}_{ik} and \tilde{U}_{kj} , stored in fp16, and C and D are 4×4 subblocks of A_{ij} , stored in precision u . In the case $u = u_{16}$, the block FMA is therefore being used with fp16 output (the so-called TC16 variant by Blanchard et al. [3]), which has indeed been shown to be much less accurate than with an fp32 output (TC32 variant), as explained in section 2.2.

It is important to realize that this issue is therefore not intrinsic to the tensor cores themselves, which are naturally able to handle matrix–matrix products of large dimensions without rounding to fp16 every 4 additions (by using the TC32 variant). The core issue lies instead with Algorithm 3.1, which forces the use of the much less accurate TC16 variant.

In this section, we present a reformulation of the algorithm that is able to exploit the TC32 variant instead of the TC16 one, while still storing the matrix in fp16. The key idea is to introduce temporary fp32 buffers that we use to chain several block FMAs by accumulate their output in fp32. That is, we replace the updates

$$A_{ij} \leftarrow A_{ij} - \tilde{L}_{ik} \tilde{U}_{kj}, \quad \text{for } k = 1: \min(i, j) - 1, \quad (4.2)$$

by

$$B_{ij} = \text{fl}_{32}(A_{ij}), \quad (4.3a)$$

$$B_{ij} \leftarrow B_{ij} - \tilde{L}_{ik} \tilde{U}_{kj}, \quad \text{for } k = 1: \min(i, j) - 1, \quad (4.3b)$$

$$A_{ij} \leftarrow \text{fl}_{16}(B_{ij}). \quad (4.3c)$$

Whereas (4.2) forces the use of the TC16 variant, (4.3) allows for the use of the TC32 variant.

Unfortunately, simply replacing (4.2) by (4.3) is not satisfying: while this is likely to recover a good accuracy, it requires an fp32 buffer of the same dimensions as the trailing submatrix, which contains $(n - kr)^2$ entries at step k . Therefore, at the early steps, this buffer consists of almost the entire matrix, and so this approach does not achieve a significant memory gain compared with Algorithm 3.1 with $u = u_{32}$ (which requires n^2 fp32 entries).

The key to overcome this issue is to switch from a right-looking algorithm to a left-looking one. Indeed, as explained in section 2.1, in a left-looking factorization, all the updates associated with a given block A_{ij} are performed together one after the other. Therefore, we only need the fp32 buffer B_{ij} for a short period of time, and so we can reuse the same buffer to update different blocks. We present in Algorithm 4.1 a new mixed precision left-looking LU factorization algorithm, where the highlighted lines correspond to the changes that need to be made to the standard left-looking LU factorization (Algorithm 2.2).

Algorithm 4.1 A new left-looking mixed precision LU factorization.

```

1: Input: a matrix  $A \in \mathbb{R}^{n \times n}$  in precision  $u_{16}$ , partitioned into  $r \times r$  blocks  $A_{ij}$ ,
   where  $q = n/r$  is assumed to be an integer.
2: Output: the LU factors of  $A$  in precision  $u_{16}$  (with  $L$  and  $U$  partitioned into
    $r \times r$  blocks).
3: for  $k = 1 : q$  do
4:   for  $i = k : q$  do
5:     Convert to fp32:  $B_{ik} = \text{fl}_{32}(A_{ik})$ .
6:     if  $i \neq k$  then Convert to fp32:  $B_{ki} \leftarrow \text{fl}_{32}(A_{ki})$ .
7:     for  $j = 1 : k - 1$  do
8:       Update  $B_{ik} \leftarrow B_{ik} - L_{ij}U_{jk}$  using tensor cores.
9:       if  $i \neq k$  then Update  $B_{ki} \leftarrow B_{ki} - L_{kj}U_{ji}$  using tensor cores.
10:    end for
11:    Convert back to fp16:  $A_{ik} \leftarrow \text{fl}_{16}(B_{ik})$ .
12:    if  $i \neq k$  then Convert back to fp16:  $A_{ki} \leftarrow \text{fl}_{16}(B_{ki})$ .
13:  end for
14:  Factorize  $L_{kk}U_{kk} = A_{kk}$  (in precision  $u_{16}$ ).
15:  for  $i = k + 1 : q$  do
16:    Solve  $L_{ik}U_{kk} = A_{ik}$  for  $L_{ik}$  (in precision  $u_{16}$ ).
17:    Solve  $L_{kk}U_{ki} = A_{ki}$  for  $U_{ki}$  (in precision  $u_{16}$ ).
18:  end for
19: end for

```

There is some freedom in the choice of the fp32 buffer size. The absolute minimum buffer size we need is only of $t^2 = 16$ entries, because we technically could update each $r \times r$ block A_{ij} one 4×4 subblock at a time. However, it is desirable to update multiple $r \times r$ blocks at the same time to achieve increased parallelism and performance. In our GPU implementation of Algorithm 4.1, we use a buffer of the same dimension as either the L or U part of the current panel at step k (that is, a buffer formed of either all blocks A_{ik} for $i = k : q$ or all blocks A_{ki} for $i = k + 1 : q$). The algorithm therefore requires an fp32 buffer of at most nr entries.

We note that, at step k of Algorithm 4.1, we update both the L part of the panel (A_{ik} for $i = k : q$) and the U part (A_{ki} for $i = k + 1 : q$). This is sometimes referred to

as a Crout factorization, as opposed to a “pure” left-looking factorization which only updates the L part and delays the update of A_{ki} to step i . In our context, there is no significant difference between a Crout or a pure left-looking factorization, neither in terms of accuracy nor memory footprint.

Since all updates are carried out by chaining block FMAs with fp32 output, we can expect Algorithm 4.1 to be significantly more accurate than Algorithm 3.1 with $u = u_{16}$. To formally prove this result, we now perform the rounding error analysis of Algorithm 4.1.

4.1. Rounding error analysis of Algorithm 4.1.

LEMMA 4.1. *Let $B = A - \sum_{j=1}^q X_j Y_j$, where $A, B \in \mathbb{R}^{r \times r}$ are given in precision u_{32} and $X_j, Y_j \in \mathbb{R}^{r \times r}$ are given in precision u_{16} , be computed with GPU tensor cores using the TC32 variant. The computed \widehat{B} satisfies*

$$|\widehat{B} - B| \leq \gamma_{n+1}^{(32)} \left(|A| + \sum_{j=1}^q |X_j| |Y_j| \right). \quad (4.4)$$

Proof. This is both a specialization and an extension of [3, Corollary 4.1]. The result is specialized to tensor cores with the TC32 variant, for which $\bar{\gamma} = \gamma^{(32)}$ and $\tilde{\gamma}^{\text{FMA}} = 0$. It is also trivially extended to general block size r possibly different from $t = 4$. \square

THEOREM 4.2 (Backward error bound for Algorithm 4.1). *Let $A \in \mathbb{R}^{n \times n}$ be partitioned in $r \times r$ blocks. If Algorithm 4.1 runs to completion, the computed LU factors \widehat{L} and \widehat{U} satisfy $A + \Delta A = \widehat{L}\widehat{U}$, where*

$$|\Delta A| \leq u_{16}|A| + f(n, r, u_{16}, u_{32})((1 + u_{16})|A| + |\widehat{L}||\widehat{U}|), \quad (4.5)$$

with

$$f(n, r, u_{16}, u_{32}) = \max(u_{16} + \gamma_{n-r+1}^{(32)} + u_{16}\gamma_{n-r+1}^{(32)}, \gamma_r^{(16)}).$$

Proof. Algorithm 4.1 requires the input matrix A to be in precision u_{16} so we must first account for this conversion: let $\tilde{A} = \text{fl}_{16}(A) = A + E$, with $|E| \leq u_{16}|A|$. We now apply the algorithm to \tilde{A} . The (i, k) block of the L factor is computed on line 16 by solving

$$L_{ik}\widehat{U}_{kk} = R_{ik}, \quad R_{ik} = B_{ik} - \sum_{j=1}^{k-1} \widehat{L}_{ij}\widehat{U}_{jk}, \quad i > k,$$

where $B_{ik} = \text{fl}_{32}(\tilde{A}_{ik}) = \tilde{A}_{ik}$. By Lemma 4.1, the computed \widehat{R}_{ik} satisfies, since $k \leq q$,

$$|R_{ik} - \widehat{R}_{ik}| \leq \gamma_{n-r+1}^{(32)} \left(|\tilde{A}_{ik}| + \sum_{j=1}^{k-1} |\widehat{L}_{ij}||\widehat{U}_{jk}| \right). \quad (4.6)$$

We then convert \widehat{R}_{ik} back to fp16 (lines 11 and 12), obtaining $\tilde{R}_{ik} = \text{fl}_{16}(\widehat{R}_{ik}) = \widehat{R}_{ik} + F_{ik}$, with

$$|F_{ik}| \leq u_{16}|\widehat{R}_{ik}| \leq u_{16}(1 + \gamma_{n-r+1}^{(32)}) \left(|\tilde{A}_{ik}| + \sum_{j=1}^{k-1} |\widehat{L}_{ij}||\widehat{U}_{jk}| \right). \quad (4.7)$$

Table 4.1: Dominant term in the expression of f in the error bound $A + \Delta A = \widehat{L}\widehat{U}$, $|\Delta A| \leq f(n, r, u_{16}, u_{32})(|A| + |\widehat{L}||\widehat{U}|)$ and number of fp32 entries that need to be stored for various algorithms.

	fp32 storage (# of entries)	$f(n, r, u_{16}, u_{32})$
Alg. 3.1 ($u = u_{32}$)	n^2	$2u_{16} + nu_{32}$
Alg. 3.1 ($u = u_{16}$)	0	$nu_{16}/4$
Alg. 4.1	nr	$u_{16} + \max(nu_{32}, ru_{16})$

By [11, Thm. 8.5] we have

$$|\widehat{L}_{ik}\widehat{U}_{kk} - \widetilde{R}_{ik}| \leq \gamma_r^{(16)}|\widehat{L}_{ik}||\widehat{U}_{kk}|. \quad (4.8)$$

Combining the three inequalities (4.6)–(4.8), we conclude that for $i > k$,

$$\begin{aligned} \left| \widetilde{A}_{ik} - \sum_{j=1}^k \widehat{L}_{ij}\widehat{U}_{jk} \right| &\leq |R_{ik} - \widehat{R}_{ik}| + |F_{ik}| + |\widetilde{R}_{ik} - \widehat{L}_{ik}\widehat{U}_{kk}|, \\ &\leq f(n, r, u_{16}, u_{32}) \left(|\widetilde{A}_{ik}| + \sum_{j=1}^k |\widehat{L}_{ij}||\widehat{U}_{jk}| \right), \end{aligned} \quad (4.9)$$

where $f(n, r, u_{16}, u_{32}) = \max(u_{16} + \gamma_{n-r+1}^{(32)} + u_{16}\gamma_{n-r+1}^{(32)}, \gamma_r^{(16)})$. For $i = k$, L_{kk} is determined with U_{kk} on line 14 of Algorithm 4.1, and by [11, Thm. 9.3] we have $|\widehat{L}_{kk}\widehat{U}_{kk} - \widehat{R}_{kk}| \leq \gamma_r^{(16)}|\widehat{L}_{kk}||\widehat{U}_{kk}|$. Therefore (4.8) holds for $i = k$, too, and hence so does (4.9). In a similar way, the inequality (4.9) can be shown to hold for $i < k$. We have thus proved $\widetilde{A} + \Delta\widetilde{A} = \widehat{L}\widehat{U}$ with

$$|\Delta\widetilde{A}| \leq f(n, r, u_{16}, u_{32})(|\widetilde{A}| + |\widehat{L}||\widehat{U}|).$$

Replacing \widetilde{A} by $A + E$ yields the bound on $|\Delta A|$ and concludes the proof. \square

Theorem 4.2 proves that Algorithm 4.1 is indeed potentially much more accurate than Algorithm 3.1 with $u = u_{16}$. We summarize the dominant term in the error bounds of each algorithm in Table 4.1. To assess the sharpness and validity of these bounds, we next present an experimental comparison of the two algorithms.

4.2. Numerical experiments with Algorithm 4.1. Figure 4.1a shows that our new Algorithm 4.1 is indeed more accurate than Algorithm 3.1 with $u = u_{16}$, reducing the error by about an order of magnitude for large n . Moreover, Figure 4.1b shows that this accuracy improvement is accompanied by a significant performance boost. Indeed Algorithm 4.1 achieves a peak performance of 46 TeraFLOPS, instead of 26 TeraFLOPS for Algorithm 3.1 with $u = u_{32}$. This improved performance is explained by two reasons. First, storing the matrix in fp16 instead of fp32 not only halves the memory footprint, but also significantly reduces data movement, which in turn improves performance. In fact, Algorithm 3.1 with $u = u_{16}$ is itself faster than with $u = u_{32}$ (achieving a peak performance of 40 TeraFLOPS). Second, a left-looking factorization involves matrix–matrix products with different shapes than those of a right-looking factorization, that lead to a higher FLOPS rate for large matrices.




Fig. 4.1: Accuracy and performance of Algorithms 3.1 and 4.1. The panel size is $r = 256$.

Despite these positive results, Figure 4.1a also shows that Algorithm 4.1 is not able to fully recover the same accuracy as Algorithm 3.1 (which stores the matrix in fp32), with an error about an order of magnitude larger. This is explained by the term $\max(ru_{16}, nu_{32})$ in the error bound of Algorithm 4.1. For matrix sizes n such that ru_{16} dominates over nu_{32} , the ratio between the dominant terms in the error bounds of Algorithm 4.1 and Algorithm 3.1 with $u = u_{32}$ is thus $ru_{16}/(2u_{16} + nu_{32})$, which can be as large as $r/2$. In the experiments of Figure 4.1, we have used a panel size $r = 256$, so that $nu_{32} \geq ru_{16}$ for $n \gtrsim 2.1 \times 10^6$. The available memory on a single GPU device limits the size n that we can test to $n \approx 5 \times 10^4$, so we are clearly in the regime where the ru_{16} term dominates.

We also note that, due to statistical effects in the rounding errors, probabilistic analyses [12], [13], [6] have shown that constants depending on the problem dimensions can usually be replaced by their square root to obtain more realistic bounds. The smallest n such that the term $\sqrt{nu_{32}}$ dominates over the term $\sqrt{ru_{16}}$ is even larger and equal to about 1.7×10^{10} , which is about three orders of magnitude larger than the largest linear system ever solved by the TOP500 ranking as of June 2020.

It is therefore clear that the term limiting the accuracy of Algorithm 4.1 for practical values of n is the term ru_{16} , which comes from the panel factorization (lines 14 to 18). In the next section we turn our attention to this step and investigate how to perform it more accurately.

5. Mixed precision algorithms for the panel factorization. We first present in section 5.1 a simple modification of Algorithm 4.1 which performs the panel factorization entirely in fp32 arithmetic (Algorithm 5.1). We show that this is enough to recover almost the same accuracy as Algorithm 3.1 with fp32 LU factors, but at the price of lesser performance. Therefore, we then propose in section 5.2 a doubly partitioned factorization algorithm that exploits GPU tensor cores in the panel factorization in order to achieve both high accuracy and high performance (Algorithm 5.2).

5.1. Mixed precision LU factorization with fp32 panel factorization. Algorithm 4.1 can be easily modified to perform the panel factorizations in fp32: it suffices to convert the panels back to fp16 after the panel factorization, instead of

before. The fp32 buffer in which we accumulate the updates is thus also used for the panel factorization. The resulting algorithm is described in Algorithm 5.1, where the conversion that has been moved is highlighted.

Algorithm 5.1 A modified version of Algorithm 4.1 that computes the panel factorization in fp32 instead of fp16.

```

1: Input: a matrix  $A \in \mathbb{R}^{n \times n}$  in precision  $u_{16}$ , partitioned into  $r \times r$  blocks  $A_{ij}$ ,
   where  $q = n/r$  is assumed to be an integer.
2: Output: the LU factors of  $A$  in precision  $u_{16}$  (with  $L$  and  $U$  partitioned into
    $r \times r$  blocks).
3: for  $k = 1 : q$  do
4:   for  $i = k : q$  do
5:     Convert  $B_{ik} \leftarrow \text{fl}_{32}(A_{ik})$ .
6:     if  $i \neq k$  then Convert  $B_{ki} \leftarrow \text{fl}_{32}(A_{ki})$ .
7:     for  $j = 1 : k - 1$  do
8:       Update  $B_{ik} \leftarrow B_{ik} - \tilde{L}_{ij}\tilde{U}_{jk}$  using tensor cores.
9:       if  $i \neq k$  then Update  $B_{ki} \leftarrow B_{ki} - \tilde{L}_{kj}\tilde{U}_{ji}$  using tensor cores.
10:    end for
11:  end for
12:  Factorize  $L_{kk}U_{kk} = B_{kk}$  (in precision  $u_{32}$ ).
13:  for  $i = k + 1 : q$  do
14:    Solve  $L_{ik}U_{kk} = B_{ik}$  for  $L_{ik}$  (in precision  $u_{32}$ ).
15:    Solve  $L_{kk}U_{ki} = B_{ki}$  for  $U_{ki}$  (in precision  $u_{32}$ ).
16:  end for
17:  for  $i = k : q$  do
18:    Convert  $\tilde{L}_{ik} \leftarrow \text{fl}_{16}(L_{ik})$ .
19:    Convert  $\tilde{U}_{ki} \leftarrow \text{fl}_{16}(U_{ki})$ .
20:  end for
21: end for

```

THEOREM 5.1 (Backward error bound for Algorithm 5.1). *Let $A \in \mathbb{R}^{n \times n}$ be partitioned in $r \times r$ blocks. If Algorithm 5.1 runs to completion, the computed LU factors \tilde{L} and \tilde{U} satisfy $A + \Delta A = \tilde{L}\tilde{U}$, where*

$$|\Delta A| \leq u_{16}|A| + f(n, r, u_{16}, u_{32})((1 + u_{16})|A| + |\tilde{L}||\tilde{U}|), \quad (5.1)$$

with

$$f(n, r, u_{16}, u_{32}) = \max(\gamma_{n-r+1}^{(32)}, 2u_{16} + u_{16}^2 + \gamma_r^{(32)}(1 + u_{16})^2).$$

Proof. Algorithm 5.1 requires the input matrix A to be in precision u_{16} so we must first account for this conversion: let $\tilde{A} = \text{fl}_{16}(A) = A + E$, with $|E| \leq u_{16}|A|$. We now apply the algorithm to \tilde{A} . The (i, k) block of the L factor is computed on line 14 by solving

$$L_{ik}\hat{U}_{kk} = R_{ik}, \quad R_{ik} = \tilde{A}_{ik} - \sum_{j=1}^{k-1} \tilde{L}_{ij}\tilde{U}_{jk}, \quad i > k,$$

where \hat{U}_{kk} is the computed U_{kk} in precision fp32, and $\tilde{L}_{ij}\tilde{U}_{jk}$ are the computed LU

factors converted to fp16. By Lemma 4.1, the computed \widehat{R}_{ik} satisfies, since $k \leq q$,

$$|R_{ik} - \widehat{R}_{ik}| \leq \gamma_{n-r+1}^{(32)} \left(|\widetilde{A}_{ik}| + \sum_{j=1}^{k-1} |\widetilde{L}_{ij}| |\widetilde{U}_{jk}| \right). \quad (5.2)$$

Unlike in Algorithm 4.1, \widehat{R}_{ik} is now in fp32, and so by [11, Thm. 8.5], the computed \widehat{L}_{ik} satisfies

$$|\widehat{L}_{ik} \widehat{U}_{kk} - \widehat{R}_{ik}| \leq \gamma_r^{(32)} |\widehat{L}_{ik}| |\widehat{U}_{kk}|. \quad (5.3)$$

We then convert \widehat{L}_{ik} back to fp16 (line 18), obtaining $\widetilde{L}_{ik} = \text{fl}_{16}(\widehat{L}_{ik}) = \widehat{L}_{ik} + F_{ik}$, with $|F_{ik}| \leq u_{16} |\widehat{L}_{ik}|$ (using the alternative form [11, Eq. (2.5)] of the model of floating-point arithmetic to have $|\widetilde{L}_{ik}|$ rather than $|\widehat{L}_{ik}|$ on the right-hand side). Similarly the conversion of \widehat{U}_{kk} (line 19) yields $\widetilde{U}_{kk} = \widehat{U}_{kk} + F_{kk}$, with $|F_{kk}| \leq u_{16} |\widehat{U}_{kk}|$. Replacing \widehat{L}_{ik} by $\widetilde{L}_{ik} - F_{ik}$ and \widehat{U}_{kk} by $\widetilde{U}_{kk} - F_{kk}$ in (5.3) yields

$$|\widetilde{L}_{ik} \widetilde{U}_{kk} - \widehat{R}_{ik}| \leq (2u_{16} + u_{16}^2 + \gamma_r^{(32)} (1 + u_{16})^2) |\widetilde{L}_{ik}| |\widetilde{U}_{kk}|. \quad (5.4)$$

Combining (5.4) with (5.2), we conclude that for $i > k$,

$$\begin{aligned} \left| \widetilde{A}_{ik} - \sum_{j=1}^k \widetilde{L}_{ij} \widetilde{U}_{jk} \right| &\leq |R_{ik} - \widehat{R}_{ik}| + |\widehat{R}_{ik} - \widetilde{L}_{ik} \widetilde{U}_{kk}|, \\ &\leq f(n, r, u_{16}, u_{32}) \left(|\widetilde{A}_{ik}| + \sum_{j=1}^k |\widetilde{L}_{ij}| |\widetilde{U}_{jk}| \right). \end{aligned} \quad (5.5)$$

where $f(n, r, u_{16}, u_{32}) = \max(\gamma_{n-r+1}^{(32)}, 2u_{16} + u_{16}^2 + \gamma_r^{(32)} (1 + u_{16})^2)$. In a similar way, the inequality (5.5) can be shown to hold for $i < k$ and $i = k$. We have thus proved $\widetilde{A} + \Delta \widetilde{A} = \widetilde{L} \widetilde{U}$ with

$$|\Delta \widetilde{A}| \leq f(n, r, u_{16}, u_{32}) (|\widetilde{A}| + |\widetilde{L}| |\widetilde{U}|).$$

Replacing \widetilde{A} by $A + E$ yields the bound on $|\Delta A|$ and concludes the proof. \square

Theorem 5.1 shows that carrying out the panel factorization in fp32 arithmetic drops from the error bound (5.1) any term proportional to the panel size r times the fp16 unit roundoff u_{16} . For matrix sizes n such that the term ru_{16} dominates over nu_{32} (which, as discussed in the previous section, covers most practical values of n), Algorithm 5.1 therefore achieves an error bound roughly r times smaller than Algorithm 4.1.

We now assess experimentally the accuracy and performance of Algorithm 5.1 in Figure 5.1. We see that Algorithm 5.1 is indeed more accurate than Algorithm 4.1, up to about an order of magnitude in some cases. This confirms that the precision of the panel factorization is indeed the limiting factor for the accuracy of Algorithm 4.1. There still remains a small gap of about a factor three between the errors of Algorithms 5.1 and 3.1 with $u = u_{32}$. This small gap is not fully explained by the theoretical error bounds. A possible explanation may be that Algorithm 3.1 with $u = u_{32}$ does not need to convert the initial matrix A nor the diagonal blocks of its LU factors L_{kk} and U_{kk} .

While the accuracy of Algorithm 5.1 is therefore more or less satisfactory, the same cannot be said about its performance. Indeed, Figure 5.1b shows that switching




Fig. 5.1: Accuracy and performance of Algorithms 3.1, 4.1 and 5.1. The panel size is $r = 256$.

the panel factorization precision from fp16 to fp32 may have a significant impact on the performance. For large n , the FLOPS rate may decrease by up to 20%.

This observation motivates the idea of exploiting the tensor cores not only in the update operations, but also in the panel factorization.

5.2. Doubly partitioned algorithm that exploits GPU tensor cores in the panel factorization. To our knowledge, all previous works on mixed precision LU factorization algorithms exploiting GPU tensor cores only used them in the updates, but not in the panel factorizations.

For example, Haidar et al. [10] explain this design choice with two reasons. First, the panel factorizations are said to occupy only “a small portion of the total time” [10, p. 3]; while that is usually true for monoprecision LU factorizations, the performance experiments shown in Figure 5.1b show that this is not the case in mixed precision arithmetic. Indeed, when the update operation is accelerated with tensor cores, the relative cost of the panel factorization becomes more important and cannot be neglected any more. The second reason given by [10] not to exploit tensor cores in the panel factorizations is that these operations are “numerically sensitive” [10, p. 4]. However, using a doubly partitioned matrix, the panel factorizations are nothing else than partitioned LU factorizations themselves, so it stands that we can recursively benefit from tensor cores without endangering the stability of the algorithm. Our numerical experiments will in fact show that exploiting the tensor cores within the panel factorizations is numerically harmless.

As described in section 2.2, tensor cores operate on matrices of dimensions 4×4 . Therefore, in order to exploit tensor cores within the panel factorizations, a natural strategy is to partition again these panels, just as LAPACK’s dgetrf routine [1]. The matrix is thus doubly partitioned into *outer panels* of size r , themselves partitioned into *inner panels* of size s . The panel factorizations then amount to a sequence of (inner) panel factorizations and updates (of the trailing outer panel), where the latter can be accelerated with tensor cores, provided that $s \geq 4$ (and for practical reasons, s should preferably be a multiple of 4).

The resulting algorithm is described in Algorithm 5.2, which is a modified version of Algorithm 4.1 where the panel factorization (lines 14 to 18) has been replaced by

a **PanelFactor** algorithm that exploits tensor cores. Since the role of **PanelFactor** is simply to compute a partitioned LU factorization, any of the previously presented algorithms can be used, such as Algorithms 3.1, 4.1, or 5.1. (Strictly, these algorithms must be modified since they perform a full LU factorization, whereas a panel factorization is a partial factorization, but this modification is trivial: it suffices to stop the main loop on k at r/s instead of n/s).

Algorithm 5.2 A doubly partitioned LU factorization algorithm that exploits tensor cores in both the updates and panel factorizations.

```

1: Input: a matrix  $A \in \mathbb{R}^{n \times n}$  in precision  $u_{16}$ , doubly partitioned into  $r \times r$  blocks
    $A_{ij}$ , themselves partitioned into  $s \times s$  blocks, where  $q = n/r$  and  $r/s$  are assumed
   to be integers, and a partitioned LU factorization algorithm PanelFactor (that
   potentially exploits tensor cores).
2: Output: the LU factors of  $A$  in precision  $u_{16}$  (with  $L$  and  $U$  partitioned into
    $r \times r$  blocks).
3: for  $k = 1 : q$  do
4:   for  $i = k : q$  do
5:     Convert to fp32:  $B_{ik} = \text{fl}_{32}(A_{ik})$ .
6:     if  $i \neq k$  then Convert to fp32:  $B_{ki} \leftarrow \text{fl}_{32}(A_{ki})$ .
7:     for  $j = 1 : k - 1$  do
8:       Update  $B_{ik} \leftarrow B_{ik} - L_{ij}U_{jk}$  using tensor cores.
9:       if  $i \neq k$  then Update  $B_{ki} \leftarrow B_{ki} - L_{kj}U_{ji}$  using tensor cores.
10:    end for
11:  end for
12:  If necessary, convert  $B_{ik}$  and  $B_{ki}$ ,  $i = k : q$ , to fp16.
13:  Compute the LU factors  $L_{ik}$  and  $U_{ki}$ ,  $i = k : q$ , using PanelFactor.
14:  If necessary, convert  $L_{ik}$  and  $U_{ki}$ ,  $i = k : q$ , to fp16.
15: end for

```

THEOREM 5.2 (Backward error bound for Algorithm 5.2). *Let $A \in \mathbb{R}^{n \times n}$ be doubly partitioned in $r \times r$ blocks themselves partitioned in $s \times s$ blocks. If Algorithm 5.2 runs to completion, the computed LU factors \hat{L} and \hat{U} satisfy $A + \Delta A = \hat{L}\hat{U}$, where*

$$|\Delta A| \leq u_{16}|A| + f(n, r, s, u_{16}, u_{32})((1 + u_{16})|A| + |\hat{L}||\hat{U}|), \quad (5.6)$$

with

$$f(n, r, s, u_{16}, u_{32}) = \max(\tilde{u}_{\text{in}} + \gamma_{n-r+1}^{(32)} + \tilde{u}_{\text{in}}\gamma_{n-r+1}^{(32)}, g(r, s, u_{16}, u_{32})(1 + \tilde{u}_{\text{out}})^2 + 2\tilde{u}_{\text{out}} + \tilde{u}_{\text{out}}^2),$$

where $g(r, s, u_{16}, u_{32})$ depends on the panel factorization algorithm **PanelFactor** (see Table 5.1), where $\tilde{u}_{\text{in}} = u_{16}$ or $\tilde{u}_{\text{in}} = 0$ depending on whether **PanelFactor** takes fp32 or fp16 input, respectively, and $\tilde{u}_{\text{out}} = u_{16}$ or $\tilde{u}_{\text{out}} = 0$ depending on whether it returns fp32 or fp16 output, respectively.

Proof. The proof is derived by generalizing the proofs of Theorems 4.2 and 5.1 to a general panel factorization algorithm **PanelFactor**. In the proof of Theorem 4.2, (4.7) holds with u_{16} replaced by \tilde{u}_{in} , since the conversion of R_{ik} is not needed if **PanelFactor** takes fp32 input, and (4.8) holds with $\gamma_r^{(16)}$ replaced by $g(r, s, u_{16}, u_{32})$, whose value depends on **PanelFactor** and is given in Table 5.1. Finally, if **PanelFactor** returns fp32 output, the conversion of its output to fp16 must

Table 5.1: Dominant term in the expression of g and f in the error bound (5.6) of Algorithm 5.2, depending on the PanelFactor algorithm.

PanelFactor	\tilde{u}_{in}	\tilde{u}_{out}	$g(r, s, u_{16}, u_{32})$	$f(n, r, s, u_{16}, u_{32})$
Alg. 2.1 ($u = u_{16}$)	u_{16}	0	ru_{16}	$ru_{16} + nu_{32}$
Alg. 2.1 ($u = u_{32}$)	0	u_{16}	ru_{32}	$2u_{16} + nu_{32}$
Alg. 3.1 ($u = u_{16}$)	u_{16}	0	$ru_{16}/4$	$ru_{16}/4 + nu_{32}$
Alg. 3.1 ($u = u_{32}$)	0	0	$2u_{16} + ru_{32}$	$2u_{16} + nu_{32}$
Alg. 4.1	u_{16}	0	$\max(u_{16} + ru_{32}, su_{16})$	$su_{16} + nu_{32}$
Alg. 5.1	u_{16}	0	$\max(ru_{32}, 2u_{16} + su_{32})$	$2u_{16} + nu_{32}$




Fig. 5.2: Accuracy and performance of Algorithms 3.1, 5.2 with PanelFactor 4.1 and 5.2 with PanelFactor 5.1. The panel size is $r = 256$ and inner panel size $s = 8$.

be accounted for, as done in the proof of Theorem 5.1, where (5.4) holds with u_{16} replaced by \tilde{u}_{out} . \square

Theorem 5.2 generalizes both Theorems 4.2 and 5.1 to mixed precision LU factorization with an arbitrary panel factorization algorithm PanelFactor. Table 5.1 analyzes six possible choices for PanelFactor. For the first two options, Algorithm 2.1 in precision u is used, which does not exploit tensor cores; in this case Algorithm 5.2 reduces to either Algorithm 4.1 ($u = u_{16}$) or Algorithm 5.1 ($u = u_{32}$). The third option, Algorithm 3.1 with $u = u_{16}$, is not very interesting since the error bound still exhibits a term proportional to ru_{16} . The last three options are the most attractive ones, since they all achieve a bound whose term proportional to u_{16} is independent of the outer panel size r .

In Figure 5.2, we compare the accuracy and performance of the last two options of Table 5.1), that is, Algorithms 4.1 or 5.1 as PanelFactor.

- Figure 5.2a shows that Algorithm 5.2 with Algorithm 5.1 as PanelFactor achieves high accuracy, similar to that of Algorithm 5.1 in Figure 5.1a. Moreover, Figure 5.2b shows that it also achieves high performance, peaking at around 47 TeraFLOPS, which is better than the 43 TeraFLOPS performance of Algorithm 5.1 (shown in Figure 5.1b).

- As for Algorithm 5.2 with Algorithm 4.1 as `PanelFactor`, Figure 5.2a shows that it achieves a lesser accuracy than with Algorithm 5.1 as `PanelFactor`. Its accuracy is similar to that of Algorithm 4.1 (shown in Figure 5.1a), even though the theoretical error bounds suggests it should be a factor r/s smaller. However, Figure 5.2b also shows that this algorithm achieves the highest performance of all variants considered in this article, peaking at around 56 TeraFLOPS, which is significantly better than the 46 TeraFLOPS of Algorithm 4.1 (shown in Figure 5.1b).

To summarize, comparing Figures 5.1 and 5.2, we have obtained two variants of Algorithm 5.2 (with different `PanelFactor`) that achieve similar accuracy than Algorithms 4.1 and 5.1, respectively, but significantly outperform them. This therefore confirms that exploiting tensor cores in the panel factorizations allows to achieve the best performance–accuracy tradeoff. Finally, there is no clear winner between the two choices of `PanelFactor` algorithm, since they each achieve a different compromise between performance and accuracy.

We make one final comment. In general the inner panel size s can be larger than the size of the block FMA $t = 4$. Therefore, we could further partition the inner panel into smaller panels of size t , obtaining a triply partitioned matrix overall. This could be useful in the cases where `PanelFactor` factorizes the inner panel in fp16 arithmetic, such as Algorithm 4.1, because it would reduce the error bound $su_{16} + nu_{32}$ (penultimate row of Table 5.1) to $tu_{16} + nu_{32}$. In the experiments of Figure 5.2, we have set the inner panel size to $s = 8$ (which we have observed to be the optimal value in terms of speed), so in our case the improvement of the error bound does seem worth seeking, but different environments (much larger matrix, different block FMA unit) could lead to a different conclusion.

6. Numerical experiments with real-life matrices. In this section we compare four mixed precision LU factorization algorithms on a range of real-life matrices coming from various applications: two versions of Algorithm 3.1 (with $u = u_{32}$ and $u = u_{16}$), and two versions of Algorithm 5.2 (with either Algorithm 4.1 or Algorithm 5.1 as `PanelFactor`).

The matrices are taken from the SuiteSparse collection⁴ [7] and, although they are sparse, we treat them as dense matrices for the purpose of our study. Note that most of these matrices are ill conditioned, with condition number generally greater than 10^4 , and are therefore at risk of becoming singular when converted to half precision. In order to reduce the chance of that happening, we preprocess them using row and column scaling techniques as suggested in [14]. As a result, we were able to successfully factorize most of the test matrices. Nevertheless, for some matrices, the LU factorization failed and/or produced singular LU factors for some of the algorithms considered. Since the failure rate does not seem to be correlated with the specific algorithm choice, in the following we only report the results for the matrices for which all four algorithms succeeded.

We compare the accuracy and performance of the four algorithms in Table 6.1. Algorithm 3.1 with $u = u_{32}$ is the most accurate of all four, but it is also the only algorithm that requires the matrix to be stored in fp32. Algorithm 3.1 with $u = u_{16}$ is the least accurate of all four. For these matrices, the error increase remains less than about an order of magnitude, but this is a still significant loss of accuracy. Most importantly, Algorithm 5.2 achieves a much better performance–accuracy tradeoff than

⁴<https://sparse.tamu.edu/>

Table 6.1: Accuracy and performance of four variants of mixed precision LU factorization on a set of real-life matrices. Algorithm 3.1 (with $u = u_{32}$ or $u = u_{16}$) is compared with Algorithm 5.2 (with two choices of `PanelFactor`, Algorithm 4.1 or 5.1). The performance (“perf.”) is measured in TeraFLOPS. The accuracy is assessed with the componentwise backward error ε_{bwd} given by (2.2), and is scaled by 10^4 .

Matrix	n	Alg. 3.1				Alg. 5.2 with <code>PanelFactor</code> ...			
		$u = u_{32}$		$u = u_{16}$		Alg. 4.1		Alg. 5.1	
		ε_{bwd}	perf.	ε_{bwd}	perf.	ε_{bwd}	perf.	ε_{bwd}	perf.
gyro	17,361	0.4	16.4	4.5	22.8	3.9	28.2	2.2	18.7
crystm03	24,696	0.5	20.3	3.4	29.4	2.9	37.2	2.7	27.3
smt	25,710	0.4	20.2	2.2	30.3	1.1	37.8	0.8	28.3
nd12k	36,000	0.9	23.6	5.3	35.9	4.8	46.7	2.8	37.0
pdb1HYS	36,417	0.3	23.2	5.0	35.3	4.0	46.5	1.4	37.0
wathen120	36,441	0.7	23.7	2.9	35.8	2.7	46.5	1.9	37.0
jnlbrng1	40,000	1.2	24.9	2.8	37.1	2.8	49.5	2.4	39.6
torsion1	40,000	0.3	24.9	2.4	37.0	2.6	49.4	1.6	39.7

Algorithm 3.1 with $u = u_{16}$. Indeed, when Algorithm 5.1 is used as `PanelFactor`, Algorithm 5.2 achieves a similar performance but a better accuracy than Algorithm 3.1 with $u = u_{16}$. Conversely, when Algorithm 4.1 is used as `PanelFactor`, then Algorithm 5.2 achieves an accuracy no worse than Algorithm 3.1 with $u = u_{16}$ (and often noticeably better), while achieving a much higher performance.

7. Conclusion. Modern GPUs equipped with mixed precision tensor core units can be exploited to significantly accelerate LU factorization of dense matrices. Existing approaches (Algorithm 3.1) however assume the matrix to be stored in fp32 precision ($u = u_{32}$), thereby preventing any memory consumption gains associated with the use of fp16 arithmetic. This is explained by the fact that naively converting the matrix to fp16 (setting $u = u_{16}$ in Algorithm 3.1) leads to a significant loss of accuracy, negating the entire accuracy boost delivered by the tensor cores (see Figure 3.1).

We have proposed a new mixed precision LU factorization algorithm that is able to store the matrix in fp16 precision without incurring such a significant loss of accuracy. The first step is to switch to a left looking scheme employing fp32 buffers of controlled size to accumulate the updates (Algorithm 4.1). This is however not sufficient, because carrying out the panel factorizations in fp16 arithmetic introduces an error that dominates the overall error for practical matrix sizes. A possible solution is to carry out the panel factorizations in fp32 arithmetic instead (Algorithm 5.1), but this can significantly hinder the performance. To overcome this issue, we propose a doubly partitioned factorization that also exploits the tensor cores in the panel factorizations (Algorithm 5.2). This is our final algorithm, and we show that it achieves the best performance–accuracy tradeoff of all the variants considered.

Throughout the article, we have assessed the performance and accuracy of all algorithms both theoretically and experimentally, by performing their rounding error analyses in Theorems 4.2, 5.1, and 5.2, and by providing numerical experiments on both random dense matrices and real life ones. Overall, we have shown on a number of different matrices that, compared with the state of the art, our new Algorithm 5.2

can be of similar accuracy, up to twice faster (exceeding the 50 TeraFLOPS mark for large matrices) thanks to reduced data movement, and requiring only half the memory footprint.

We expect our algorithms and analysis to be applicable to other block FMA units similar to GPU tensor cores, such as Google’s TPUs or Intel’s forthcoming Cooper Lake CPUs. Moreover, while we have focused here on using a single GPU unit, we expect our conclusions to remain relevant in a distributed environment with multiple GPUs.

In future work, we would like to investigate how the different algorithms analyzed in this article impact the convergence of iterative refinement [4, 5] or other similar iterative methods preconditioned by LU factorization. It would also be worth investigating the extension of this work to other matrix factorization algorithms, in particular QR factorization. Indeed, to our knowledge, existing mixed precision QR algorithms [15], [17] also assume the matrix to be stored in fp32 precision; the ideas proposed here could be extended so as to store them in fp16.

Acknowledgments. We thank Nicholas J. Higham for his feedback on a draft of this article.

REFERENCES

- [1] E. ANDERSON, Z. BAI, C. BISCHOF, S. BLACKFORD, J. DEMMEL, J. DONGARRA, J. DUCROZ, A. GREENBAUM, S. HAMMARLING, A. MCKENNEY, AND D. SORENSEN, *LAPACK Users’ Guide*, SIAM Press, Philadelphia, PA, third ed., 1995.
- [2] J. APPELYARD AND S. YOKIM, *Programming tensor cores in CUDA 9*. <https://devblogs.nvidia.com/programming-tensor-cores-cuda-9/>, Oct. 2017. Accessed March 25, 2019.
- [3] P. BLANCHARD, N. J. HIGHAM, F. LOPEZ, T. MARY, AND S. PRANESH, *Mixed precision block fused multiply-add: Error analysis and application to GPU tensor cores*, SIAM J. Sci. Comput., 42 (2020), pp. C124–C141, <https://doi.org/10.1137/19M1289546>.
- [4] E. CARSON AND N. J. HIGHAM, *A new analysis of iterative refinement and its application to accurate solution of ill-conditioned sparse linear systems*, SIAM J. Sci. Comput., 39 (2017), pp. A2834–A2856, <https://doi.org/10.1137/17M1122918>.
- [5] E. CARSON AND N. J. HIGHAM, *Accelerating the solution of linear systems by iterative refinement in three precisions*, SIAM J. Sci. Comput., 40 (2018), pp. A817–A847, <https://doi.org/10.1137/17M1140819>.
- [6] M. P. CONNOLLY, N. J. HIGHAM, AND T. MARY, *Stochastic rounding and its probabilistic backward error analysis*, MIMS EPrint 2020.12, Manchester Institute for Mathematical Sciences, The University of Manchester, UK, Apr. 2020, <http://eprints.maths.manchester.ac.uk/2778/>. Revised August 2020.
- [7] T. A. DAVIS AND Y. HU, *The University of Florida sparse matrix collection*, ACM Trans. Math. Software, 38 (2011), pp. 1:1–1:25, <http://doi.acm.org/10.1145/2049662.2049663>.
- [8] F. G. GUSTAVSON, *Recursion leads to automatic variable blocking for dense linear-algebra algorithms*, IBM J. Res. Dev, 41 (1997), pp. 737–755, <https://doi.org/10.1147/rd.416.0737>.
- [9] A. HAIDAR, H. BAYRAKTAR, S. TOMOV, J. DONGARRA, AND N. J. HIGHAM, *Mixed-precision solution of linear systems using accelerator-based computing*, Technical Report ICL-UT-20-05, Innovative Computing Laboratory, University of Tennessee, Knoxville, TN, USA, May 2020, <https://www.icl.utk.edu/publications/mixed-precision-solution-linear-systems-using-accelerator-based-computing>.
- [10] A. HAIDAR, S. TOMOV, J. DONGARRA, AND N. J. HIGHAM, *Harnessing GPU tensor cores for fast FP16 arithmetic to speed up mixed-precision iterative refinement solvers*, in Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis, SC ’18 (Dallas, TX), Piscataway, NJ, USA, 2018, IEEE Press, pp. 47:1–47:11, <https://doi.org/10.1109/SC.2018.00050>.
- [11] N. J. HIGHAM, *Accuracy and Stability of Numerical Algorithms*, Society for Industrial and Applied Mathematics, Philadelphia, PA, USA, second ed., 2002, <https://doi.org/10.1137/1.9780898718027>.
- [12] N. J. HIGHAM AND T. MARY, *A new approach to probabilistic rounding error analysis*, SIAM J. Sci. Comput., 41 (2019), pp. A2815–A2835, <https://doi.org/10.1137/18M1226312>.

- [13] N. J. HIGHAM AND T. MARY, *Sharper probabilistic backward error analysis for basic linear algebra kernels with random data*, MIMS EPrint 2020.4, Manchester Institute for Mathematical Sciences, The University of Manchester, UK, Jan. 2020, <http://eprints.maths.manchester.ac.uk/2776/>. Revised August 2020. To appear in SIAM J. Sci. Comput.
- [14] N. J. HIGHAM, S. PRANESH, AND M. ZOUNON, *Squeezing a matrix into half precision, with an application to solving linear systems*, SIAM J. Sci. Comput., 41 (2019), pp. A2536–A2551, <https://doi.org/10.1137/18M1229511>.
- [15] L. MINAH YANG, A. FOX, AND G. SANDERS, *Rounding error analysis of mixed precision block Householder QR algorithms*, arXiv:1912.06217, (2019).
- [16] W. OETTLI AND W. PRAGER, *Compatibility of approximate solution of linear equations with given error bounds for coefficients and right-hand sides*, Numer. Math., 6 (1964), pp. 405–409, <https://doi.org/10.1007/BF01386090>.
- [17] S. ZHANG, E. BAHARLOUEI, AND P. WU, *High Accuracy Matrix Computations on Neural Engines: A Study of QR Factorization and Its Applications*, in Proceedings of the 29th International Symposium on High-Performance Parallel and Distributed Computing, HPDC’20, New York, NY, USA, 2020, Association for Computing Machinery, pp. 17–28, <https://doi.org/10.1145/3369583.3392685>.